Ð þí]¬8Xô(¸X¼)Qualcomm Technologies, Inc. MSM 8996 MTP&2qcom,msm8996-mtpchosen=serial0memoryImemoryUreserved-memory&Ymba@91500000U‘P `slpi@90b00000U° `venus@90400000U@p`adsp@8ea00000UŽ  `g8mpss@88800000Uˆ€ `smem-mem@86000000U† `g memory@85800000U…€€`memory@86200000U† ``cpus&cpu@0Icpu 2qcom,kryoUopsci}gl2-cache2cacheŽgcpu@1Icpu 2qcom,kryoUopsci}gcpu@100Icpu 2qcom,kryoUopsci}gl2-cache2cacheŽgcpu@101Icpu 2qcom,kryoUopsci}gcpu-mapcluster0core0šcore1šcluster1core0šcore1šthermal-zonescpu-thermal0žú´èÂtripstrip0Ò$øÞÐPpassivetrip1Ò­°ÞÐ Pcriticalcpu-thermal1žú´èÂtripstrip0Ò$øÞÐPpassivetrip1Ò­°ÞÐ Pcriticalcpu-thermal2žú´èÂtripstrip0Ò$øÞÐPpassivetrip1Ò­°ÞÐ Pcriticalcpu-thermal3žú´è tripstrip0Ò$øÞÐPpassivetrip1Ò­°ÞÐ Pcriticaltimer2arm,armv8-timer0é   clocksxo_board 2fixed-clockô$ø xo_boardgsleep_clk 2fixed-clockôü sleep_clkpsci 2arm,psci-1.0vsmcfirmwarescm2qcom,scm-msm8996$ 0hwlock2qcom,tcsr-mutex 4 ;g smem 2qcom,smemI W rpm-glink2qcom,glink-rpm é¨_ prpm_requests2qcom,rpm-msm8996 wrpm_requestsqcom,rpmcc2qcom,rpmcc-msm8996ôpm8994-regulators2qcom,rpm-pm8994-regulatorss1s2s3s4s5s6s7s8s9s10s11s12l1l2l3l4l5l6l7l8l9l10l11l12gl13l14l15l16l17l18l19l20l21l22l23l24gl25l26l27l28gl29l30l31l32soc&Yÿÿÿÿ 2simple-busmemory@680002qcom,rpm-msg-ramU€`g syscon@7400002sysconUtg syscon@7a00002qcom,tcsr-msm8996sysconUz€g interrupt-controller@9bc0000 2arm,gic-v3‹œ±ÈU ¼ À é gsyscon@98200002sysconU ‚g:mailbox@98200002qcom,msm8996-apcs-hmss-globalU ‚Ýgclock-controller@3000002qcom,gcc-msm8996ôéöU0 gclock-controller@64000002qcom,apcc-msm8996U@ ôspi@75750002qcom,spi-qup-v2.2.1UWP é_ om coreifacedefaultsleep+5& ?disabledi2c@75b50002qcom,i2c-qup-v2.2.1U[P ée „ ifacecoredefaultsleep+5& ?disabledthermal-sensor@4a80002qcom,msm8996-tsensUJ€ Fgserial@75b0000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmU[ ér ˆ coreiface?okayi2c@75b60002qcom,i2c-qup-v2.2.1U[` éf ‡ ifacecoredefaultsleep+5& ?disabledserial@75b1000%2qcom,msm-uartdm-v1.4qcom,msm-uartdmU[ és ‹ coreiface ?disabledi2c@75770002qcom,i2c-qup-v2.2.1UWp éa mv ifacecoredefaultsleep+5& ?disabledspi@75ba0002qcom,spi-qup-v2.2.1U[  ék  coreifacedefaultsleep+5& ?disabledsdhci@74a4900 ?disabled2qcom,sdhci-msm-v4UJIJ@\hc_memcore_memé}Ýfhc_irqpwr_irqifacecorexo hgvpinctrl@10100002qcom,msm8996-pinctrlU0 éЀœ‹blsp1_spi0_defaultgpinmux œblsp_spi1¥gpio0gpio1gpio3pinmux_csœgpio¥gpio2pinconf¥gpio0gpio1gpio3ª ¹pinconf_cs¥gpio2ª¹Æblsp1_spi0_sleepgpinmuxœgpio¥gpio0gpio1gpio2gpio3pinconf¥gpio0gpio1gpio2gpio3ªÒblsp1_i2c2_defaultgpinmux œblsp_i2c3¥gpio47gpio48pinconf¥gpio47gpio48ª¹blsp1_i2c2_sleepgpinmuxœgpio¥gpio47gpio48pinconf¥gpio47gpio48ª¹blsp2_i2c0gpinmux œblsp_i2c7¥gpio55gpio56pinconf¥gpio55gpio56ª¹blsp2_i2c0_sleepgpinmuxœgpio¥gpio55gpio56pinconf¥gpio55gpio56ª¹blsp2_uart1_2pinspinmux œblsp_uart8 ¥gpio4gpio5pinconf ¥gpio4gpio5ª¹blsp2_uart1_2pins_sleeppinmuxœgpio ¥gpio4gpio5pinconf ¥gpio4gpio5ª¹blsp2_uart1_4pinspinmux œblsp_uart8¥gpio4gpio5gpio6gpio7pinconf¥gpio4gpio5gpio6gpio7ª¹blsp2_uart1_4pins_sleeppinmuxœgpio¥gpio4gpio5gpio6gpio7pinconf¥gpio4gpiio5gpio6gpio7ª¹blsp2_i2c1gpinmux œblsp_i2c8 ¥gpio6gpio7pinconf ¥gpio6gpio7ª¹blsp2_i2c1_sleepgpinmuxœgpio ¥gpio6gpio7pinconf ¥gpio6gpio7ª¹blsp2_uart2_2pinspinmux œblsp_uart9¥gpio49gpio50pinconf¥gpio49gpio50ª¹blsp2_uart2_2pins_sleeppinmuxœgpio¥gpio49gpio50pinconf¥gpio49gpio50ª¹blsp2_uart2_4pinspinmux œblsp_uart9¥gpio49gpio50gpio51gpio52pinconf¥gpio49gpio50gpio51gpio52ª¹blsp2_uart2_4pins_sleeppinmuxœgpio¥gpio49gpio50gpio51gpio52pinconf¥gpio49gpio50gpio51gpio52ª¹blsp2_spi5_defaultgpinmux œblsp_spi12¥gpio85gpio86gpio88pinmux_csœgpio¥gpio87pinconf¥gpio85gpio86gpio88ª ¹pinconf_cs¥gpio87ª¹Æblsp2_spi5_sleepgpinmuxœgpio¥gpio85gpio86gpio87gpio88pinconf¥gpio85gpio86gpio87gpio88ªÒsdc2_clk_onconfig ¥sdc2_clk¹ªsdc2_clk_offconfig ¥sdc2_clk¹ªsdc2_cmd_onconfig ¥sdc2_cmd᪠sdc2_cmd_offconfig ¥sdc2_cmdáªsdc2_data_onconfig ¥sdc2_data᪠sdc2_data_offconfig ¥sdc2_dataáªpcie0_clkreq_defaultg%mux¥gpio36œpci_e0config¥gpio36ªápcie0_perst_defaultg&mux¥gpio35œgpioconfig¥gpio35ªÒpcie0_wake_defaultg'mux¥gpio37œgpioconfig¥gpio37ªápcie0_clkreq_sleepg(mux¥gpio36œgpioconfig¥gpio36ª¹pcie0_wake_sleepg)mux¥gpio37œgpioconfig¥gpio37ª¹pcie1_clkreq_defaultg+mux¥gpio131œpci_e1config¥gpio131ªápcie1_perst_defaultg,mux¥gpio130œgpioconfig¥gpio130ªÒpcie1_wake_defaultg-mux¥gpio132œgpioconfig¥gpio132ªÒpcie1_clkreq_sleepg.mux¥gpio131œgpioconfig¥gpio131ª¹pcie1_wake_sleepg/mux¥gpio132œgpioconfig¥gpio132ª¹pcie2_clkreq_defaultg1mux¥gpio115œpci_e2config¥gpio115ªápcie2_perst_defaultg2mux¥gpio114œgpioconfig¥gpio114ªÒpcie2_wake_defaultg3mux¥gpio116œgpioconfig¥gpio116ªÒpcie2_clkreq_sleepg4mux¥gpio115œgpioconfig¥gpio115ª¹pcie2_wake_sleepg5mux¥gpio116œgpioconfig¥gpio116ª¹cci_linescci0_defaultg6pinmuxœcci_i2c¥gpio17gpio18pinconf¥gpio17gpio18ª¹timer@9840000&Y2arm,armv7-timer-memU „$øframe@9850000îéU … †frame@9870000î é U ‡ ?disabledframe@9880000î é!U ˆ ?disabledframe@9890000î é"U ‰ ?disabledframe@98a0000î é#U Š ?disabledframe@98b0000î é$U ‹ ?disabledframe@98c0000î é%U Œ ?disabledqcom,spmi@400f0002qcom,spmi-pmic-arb(Uð@€À€€  !\corechnlsobsrvrintrcnfg fperiph_irq éFû&œ‹clock-controller@8c00002qcom,mmcc-msm8996ôéöUŒ(   %1|0Gž€:i98p1,€@gqfprom@74000 2qcom,qfpromU@ÿ&hstx_trim@24eUN5ghstx_trim@24fUO5g phy@340002qcom,msm8996-qmp-pcie-phyU@ˆô&Y À¿Øauxcfg_ahbref:JZUefaphycommoncfg ?disabledlane@35000UP0RTÜmpcie_0_pipe_clk_src ´pipe0ZPalane0g$lane@36000U`0bdÜmpcie_1_pipe_clk_src ¹pipe1ZRalane1g*lane@37000Up0rtÜmpcie_2_pipe_clk_src ¾pipe2ZTalane2g0phy@74100002qcom,msm8996-qmp-usb3-phyUAÄô&Y ^cÕauxcfg_ahbref:JZgh aphycommon ?disabledlane@7410200UAA0A¨musb3_phy_pipe_clk_src _pipe0g#phy@74110002qcom,msm8996-qusb2-phyUA€m cÚ cfg_ahbrefJxZ  ?disabledg"phy@74120002qcom,msm8996-qusb2-phyUA €m cÙ cfg_ahbrefJxZ   ?disabledg!usb@7600000 2qcom,dwc3&Y( U`bacb` $ø“‡™ ?disableddwc3@7600000 2snps,dwc3U`Ì éŠ§! ¬usb2-phyusb@6a00000 2qcom,dwc3&Y0 Q[Ò]\c][ $ø'™ ?disableddwc3@6a00000 2snps,dwc3U Ì 郧"#¬usb2-phyusb3-phyagnoc@0™2simple-pm-bus&Yqcom,pcie@006000002qcom,pcie-msm8996snps,dw-pcie ?disabled™¶ÿÀ U`   ¨ \parfdbielbiconfig§$¬pciephy&0Y  0 0Ð é•fmsi‹Ê€Ýôõ÷ødefaultsleep +%&' 5(&)ë÷( ´³²±°"pipeauxcfgbus_masterbus_slaveqcom,pcie@006080002qcom,pcie-msm8996snps,dw-pcie™¶ÿÀ ?disabled U`€   ¨ \parfdbielbiconfig§*¬pciephy&0Y  0 0Ð éfmsi‹Ê€Ýdefaultsleep ++,- 5.,/ë÷( ¹¸·¶µ"pipeauxcfgbus_masterbus_slaveqcom,pcie@006100002qcom,pcie-msm8996snps,dw-pcie™¶ÿÀ ?disabled Ua  ¨\parfdbielbiconfig§0¬pciephy&0Y  00ÐIpci é¥fmsi‹Ê€ÝŽ‘defaultsleep +123 5425ë÷( ¾½¼»º"pipeauxcfgbus_masterbus_slavecci@a0c0002qcom,cci-v1.4.0&U À é'™  ‹Š‚$camss_top_ahbcci_ahbccicamss_ahbdefault+6 ?disabledadsp-pil2qcom,msm8996-adsp-pil@¢7777#fwdogfatalreadyhandoverstop-ack xoI89-stopsmd-edge éœClpass I:R`adsp-smp2p 2qcom,smp2pp»­ éž I: z`master-kernel‰master-kernel™g9slave-kernel ‰slave-kernelœ‹g7modem-smp2p 2qcom,smp2pp³¬ éà I:z`master-kernel‰master-kernel™slave-kernel ‰slave-kernelœ‹smp2p-slpi 2qcom,smp2ppá® é² I:z`slave-kernel ‰slave-kernelœ‹master-kernel‰master-kernel™aliases°/soc/serial@75b0000 modelinterrupt-parent#address-cells#size-cellscompatiblestdout-pathdevice_typeregrangesno-mapphandleenable-methodnext-level-cachecache-levelcpupolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresisinterrupts#clock-cellsclock-frequencyclock-output-namesqcom,dload-modesyscon#hwlock-cellsmemory-regionhwlocksqcom,rpm-msg-rammboxesqcom,glink-channels#interrupt-cellsinterrupt-controller#redistributor-regionsredistributor-stride#mbox-cells#reset-cells#power-domain-cellsclocksclock-namespinctrl-namespinctrl-0pinctrl-1status#thermal-sensor-cellsreg-namesinterrupt-namesbus-widthgpio-controller#gpio-cellsfunctionpinsdrive-strengthbias-disableoutput-highbias-pull-downbias-pull-upframe-numberqcom,eeqcom,channelassigned-clocksassigned-clock-ratesbitsvdda-phy-supplyvdda-pll-supplyresetsreset-names#phy-cellsvdda-phy-dpdm-supplynvmem-cellspower-domainsphysphy-namesbus-rangenum-lanesinterrupt-map-maskinterrupt-mapvdda-supplylinux,pci-domaininterrupts-extendedqcom,smem-statesqcom,smem-state-nameslabelqcom,ipcqcom,smd-edgeqcom,remote-pidqcom,smemqcom,local-pidqcom,entry-name#qcom,smem-state-cellsserial0