Ð þí<&H7(6Ð brcm,ns2-svkbrcm,ns2 +7Broadcom NS2 SVKcpus+cpu@0=cpuarm,cortex-a57IMpsci[lcpu@1=cpuarm,cortex-a57IMpsci[lcpu@2=cpuarm,cortex-a57IMpsci[lcpu@3=cpuarm,cortex-a57IMpsci[ll2-cache@0cachelpsci arm,psci-1.0Tsmctimerarm,armv8-timer0t ÿÿ ÿ ÿpmuarm,armv8-pmuv30t¨©ª«pcie@20020000brcm,iproc-pcieI ’Ÿ°$ÃÑâÿ+=pciìƒ ó/HokayO Tpcie-phy^pcie@50020000brcm,iproc-pcieIP’Ÿ°$Ã1Ñâÿ+=pciìƒ0 ó0/HokayO  Tpcie-phy^pcie@60c00000brcm,iproc-pcie-paxcI`À’Ñâ+=pciìƒ`ÀHokay^soc simple-bus+ìÿÿÿÿoscillatori fixed-clockv}x@l lcpll_ddr@6501d058ibrcm,ns2-lcpll-ddrIeÐX eÀ eÐL† Xlcpll_ddrpcie_sata_usbddrddr_ch2_unusedddr_ch3_unusedddr_ch4_unusedddr_ch5_unusedlcpll_ports@6501d078ibrcm,ns2-lcpll-portsIeÐx eÀ eÐT† Zlcpll_portswanrgmiiports_ch2_unusedports_ch3_unusedports_ch4_unusedports_ch5_unusedgenpll_scr@6501d098ibrcm,ns2-genpll-scrIeИ2eÀ eÐD† Igenpll_scrscrfsaudio_refscr_ch3_unusedscr_ch4_unusedscr_ch5_unusedl iprocmedifixed-factor-clock†  ªliprocslowifixed-factor-clock†  ªlgenpll_sw@6501d0c4ibrcm,ns2-genpll-swIeÐÄ2eÀ eÐD† &genpll_swrpe250nicchimpportsdiolethernet@61000000brcm,ns2-amacIaa aµamac_baseidm_basenicpm_base tU’¿ ÊrgmiiHokayiproc-pdc0@612c0000brcm,iproc-pdc-mboxIa,E t»Ó’ß òl crypto@612d0000brcm,spum-cryptoIa-  iproc-pdc1@612e0000brcm,iproc-pdc-mboxIa.E t½Ó’ß òlcrypto@612f0000brcm,spum-cryptoIa/ iproc-pdc2@61300000brcm,iproc-pdc-mboxIa0E t¿Ó’ß òlcrypto@61310000brcm,spum-cryptoIa1 iproc-pdc3@61320000brcm,iproc-pdc-mboxIa2E tÁÓ’ß òlcrypto@61330000brcm,spum-cryptoIa3 dma@61360000arm,pl330arm,primecellIa6ltÐÑÒÓÔÕÖ×Ø # † 1apb_pclkmmu@64000000 arm,mmu-500Id=˜tåæçèéêëìíîïðñòóôõö÷øùúûüýþÿPpinctrl@6501d130brcm,ns2-pinmuxIeÑ0f (f °@]defaultknand_selunand ~nand_grplgpio@65024800brcm,iproc-gpioIeHPe@…Œ˜interrupt-controller@65210000 arm,gic-400Ÿ¨ Ie!e"e$ e& t + ìe.lv2m@0arm,gic-v2m-frame ½IÌHÝlv2m@10000arm,gic-v2m-frame ½IÌXÝv2m@20000arm,gic-v2m-frame ½IÌhÝv2m@30000arm,gic-v2m-frame ½IÌxÝv2m@40000arm,gic-v2m-frame ½ÏÝv2m@50000arm,gic-v2m-frame ½I̘Ýv2m@60000arm,gic-v2m-frame ½ĮÝv2m@70000arm,gic-v2m-frame ½I̸Ýcci@65590000 arm,cci-400+IeY ìeYpmu@9000#arm,cci-400-pmu,r1arm,cci-400-pmuI@HtXYZ[\]phy@66000960îbrcm,ns2-drd-phy If `$g(eÑHfM#µicfgrst-ctrlcrmu-ctrlusb2-strap ù  Hdisabledpwm@66010000brcm,iproc-pwmIf(†   Hdisabledmdio-mux@66020000brcm,mdio-mux-iprocIfP+mdio@0I+pci-phy@0brcm,ns2-pcie-phyIîHokaylmdio@7I+pci-phy@0brcm,ns2-pcie-phyIîHokayl mdio@10I+eth-phy@10Il timer@66030000arm,sp804arm,primecellIf tŒ †1timer1timer2apb_pclktimer@66040000arm,sp804arm,primecellIf t †1timer1timer2apb_pclktimer@66050000arm,sp804arm,primecellIf tŽ †1timer1timer2apb_pclktimer@66060000arm,sp804arm,primecellIf t †1timer1timer2apb_pclki2c@66080000brcm,iproc-i2cIf+ tŠv† Hokaywatchdog@66090000arm,sp805arm,primecellIf  t–†1wdogclkapb_pclkgpio@660a0000brcm,iproc-gpioIf P… Œ˜¨ tli2c@660b0000brcm,iproc-i2cIf + t‹v† Hokayserial@66100000snps,dw-apb-uartIf t††+5Hokayserial@66110000snps,dw-apb-uartIf t‡†+5Hokayserial@66120000snps,dw-apb-uartIf tˆ†+5Hokayserial@66130000snps,dw-apb-uartIf t‰+5† Hokayspi@66180000arm,pl022arm,primecellIf t”†1spiclkapb_pclk+Hokayslic@0silabs,si3226xIBLK@T]fv†¬ÀÔ ãôspi@66190000arm,pl022arm,primecellIf t•†1spiclkapb_pclk+Hokayat25@0 atmel,at25IBLK@€@T]fv†¬ÀÔ ãôhwrng@66220000brcm,iproc-rng200If"(sata_phy@663f0100brcm,iproc-ns2-sata-phyIf?f?L µphyphy-ctrl+sata-phy@0IîHokaylsata-phy@1IîHokaylahci@663f2000brcm,iproc-ahcigeneric-ahciIf? ’µahci t¶+Hokaysata-port@0IO Tsata-physata-port@1IO Tsata-physdhci@66420000brcm,sdhci-iproc-cygnusIfB t¥’-†Hokaysdhci@66430000brcm,sdhci-iproc-cygnusIfC t¦’-†Hokaynand@66460000#brcm,nand-iprocbrcm,brcmnand-v6.1IfFgTfF µnandiproc-idmiproc-ext t¤+7nandcs@0 brcm,nandcsIHhwVh{Š+spi@66470200$brcm,spi-bcm-qspibrcm,spi-ns2-qspi IfG„fG$gtfG $µmspibspiintr_regsintr_status_reg t£ ¤spi_l1_intr† 1iprocmed´+»m25p80@0+m25p80IB¾¼ Ä]Tpartition@0ÓbootI partition@a0000ÓenvI partition@100000ÓsystemI`partition@700000ÓrootfsIpaliasesÙ/soc/serial@66130000á/soc/serial@66100000é/soc/serial@66110000ñ/soc/serial@66120000chosenùserial0:115200n8$earlycon=uart8250,mmio32,0x66130000memory=memoryI€@ compatibleinterrupt-parent#address-cells#size-cellsmodeldevice_typeregenable-methodnext-level-cachephandleinterruptsinterrupt-affinitydma-coherent#interrupt-cellsinterrupt-map-maskinterrupt-maplinux,pci-domainbus-rangerangesbrcm,pcie-obbrcm,pcie-ob-oarr-sizebrcm,pcie-ob-axi-offsetbrcm,pcie-ob-window-sizestatusphysphy-namesmsi-parent#clock-cellsclock-frequencyclocksclock-output-namesclock-divclock-multreg-namesphy-handlephy-mode#mbox-cellsbrcm,rx-status-lenbrcm,use-bcm-hdrmboxes#dma-cells#dma-channels#dma-requestsclock-names#global-interrupts#iommu-cellspinctrl-namespinctrl-0functiongroupsngpios#gpio-cellsgpio-controllerinterrupt-controllermsi-controllerarm,msi-base-spiarm,msi-num-spis#phy-cellsid-gpiosvbus-gpios#pwm-cellsenet-phy-lane-swapreg-shiftreg-io-widthspi-max-frequencyspi-cphaspi-cpolpl022,hierarchypl022,interfacepl022,slave-tx-disablepl022,com-modepl022,rx-level-trigpl022,tx-level-trigpl022,ctrl-lenpl022,wait-statepl022,duplexat25,byte-lenat25,addr-modeat25,page-sizebus-widthbrcm,nand-has-wpnand-ecc-modenand-ecc-strengthnand-ecc-step-sizenand-bus-widthbrcm,nand-oob-sector-sizeinterrupt-namesnum-csbspi-selm25p,fast-readlabelserial0serial1serial2serial3stdout-pathbootargs