8@(*rockchip,rk3288-evb-rk808rockchip,rk3288&aliases7/ethernet@ff290000A/i2c@ff650000F/i2c@ff140000K/i2c@ff660000P/i2c@ff150000U/i2c@ff160000Z/i2c@ff170000_/dwmmc@ff0f0000e/dwmmc@ff0c0000k/dwmmc@ff0d0000q/dwmmc@ff0e0000w/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000arm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12`@p@ @OOa sB@ ~ ' 9  K 0 @,3?Ecpu@501cpuarm,cortex-a12?Ecpu@502cpuarm,cortex-a12?Ecpu@503cpuarm,cortex-a12?Eamba simple-busMdma-controller@ff250000arm,pl330arm,primecell%@T_, zapb_pclk?Edma-controller@ff600000arm,pl330arm,primecell`@T_, zapb_pclk disableddma-controller@ffb20000arm,pl330arm,primecell@T_, zapb_pclk?UEUreserved-memoryMdma-unusable@fe000000oscillator fixed-clockn6xin24m? E timerarm,armv7-timer0   n6timer@ff810000rockchip,rk3288-timer  H , a ztimerpclkdisplay-subsystemrockchip,display-subsystem dwmmc@ff0c0000rockchip,rk3288-dw-mshcр ,Drvzbiuciuciu-driveciu-sample  @resetokay (9KV`defaultn xdwmmc@ff0d0000rockchip,rk3288-dw-mshcр ,Eswzbiuciuciu-driveciu-sample ! @reset disableddwmmc@ff0e0000rockchip,rk3288-dw-mshcр ,Ftxzbiuciuciu-driveciu-sample "@reset disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcр ,Guyzbiuciuciu-driveciu-sample #@resetokay KV`defaultnsaradc@ff100000rockchip,saradc $,I[zsaradcapb_pclkW saradc-apb disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi,ARzspiclkapb_pclk  txrx ,`defaultn disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi,BSzspiclkapb_pclk txrx -`defaultn disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi,CTzspiclkapb_pclktxrx .`defaultn !" disabledi2c@ff140000rockchip,rk3288-i2c >zi2c,M`defaultn# disabledi2c@ff150000rockchip,rk3288-i2c ?zi2c,O`defaultn$ disabledi2c@ff160000rockchip,rk3288-i2c @zi2c,P`defaultn% disabledi2c@ff170000rockchip,rk3288-i2c Azi2c,Q`defaultn&okay?gEgserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 7,MUzbaudclkapb_pclk`defaultn'okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 8,NVzbaudclkapb_pclk`defaultn(okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 9,OWzbaudclkapb_pclk`defaultn)okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart :,PXzbaudclkapb_pclk`defaultn*okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ;,QYzbaudclkapb_pclk`defaultn+okaythermal-zonesreserve_thermal,cpu_thermald,tripscpu_alert0 ppassive?-E-cpu_alert1 $passive?.E.cpu_crit _ criticalcooling-mapsmap0"- 'map1". 'gpu_thermald,tripsgpu_alert0 ppassive?/E/gpu_crit _ criticalcooling-mapsmap0"/ 'tsadc@ff280000rockchip,rk3288-tsadc( %,HZztsadcapb_pclk tsadc-apb`initdefaultsleepn061@0J`sokayw?,E,ethernet@ff290000rockchip,rk3288-gmac)macirqeth_wake_irq28,fgc]Mzstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB stmmacethok3rgmiiinput 4  'B@"25`defaultn6I0Rusb@ff500000 generic-ehciP ,zusbhost[7`usbokayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T ,zotgjhost[8 `usb2-phyokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X ,zotgjotgr@@ [9 `usb2-phy disabledusb@ff5c0000 generic-ehci\ ,zusbhost disabledi2c@ff650000rockchip,rk3288-i2ce <zi2c,L`defaultn:okaypmic@1brockchip,rk808&;`defaultn<=xin32krk808-clkout2>>>>> >?%@1@>>K@XAregulatorsDCDC_REG1ey qpvdd_arm?Eregulator-state-memDCDC_REG2ey Pvdd_gpuregulator-state-memB@DCDC_REG3eyvcc_ddrregulator-state-memDCDC_REG4ey2Z2Zvcc_io?@E@regulator-state-mem2ZLDO_REG1ey2Z2Z vccio_pmu?AEAregulator-state-mem2ZLDO_REG2ey2Z2Zvcc_tpregulator-state-memLDO_REG3eyB@B@vdd_10regulator-state-memB@LDO_REG4eyw@w@ vcc18_lcdregulator-state-memw@LDO_REG5eyw@2Z vccio_sd?Eregulator-state-mem2ZLDO_REG6eyB@B@ vdd10_lcdregulator-state-memB@LDO_REG7eyw@w@vcc_18??E?regulator-state-memw@LDO_REG8ey2Z2Z vcca_codecregulator-state-mem2ZSWITCH_REG1eyvcc_wlregulator-state-memSWITCH_REG2eyvcc_lcd?vEvregulator-state-memi2c@ff660000rockchip,rk3288-i2cf =zi2c,N`defaultnB disabledpwm@ff680000rockchip,rk3288-pwmh`defaultnC,^zpwmokay?sEspwm@ff680010rockchip,rk3288-pwmh`defaultnD,^zpwm disabledpwm@ff680020rockchip,rk3288-pwmh `defaultnE,^zpwm disabledpwm@ff680030rockchip,rk3288-pwmh0`defaultnF,^zpwm disabledbus_intmem@ff700000 mmio-sramp Mpsmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfds?Epower-controller!rockchip,rk3288-power-controller""h2 ?XEXpd_vio@9 ,chgfdehilkj$6GHIJKLMNOpd_hevc@11 ,op6PQpd_video@12 ,6Rpd_gpu@13 ,6STreboot-modesyscon-reboot-mode=DRBPRB^RB nRBsyscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruv2zH"jk$#gׄeрxhрxh?Esyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdw?2E2edp-phyrockchip,rk3288-dp-phy,hz24mokay?cEcio-domains"rockchip,rk3288-io-voltage-domain disabledusbphyrockchip,rk3288-usb-phyokayusb-phy@320 ,]zphyclk?9E9usb-phy@3344,^zphyclk?7E7usb-phy@348H,_zphyclk?8E8watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt,p Ookaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif zhclkmclk,TUtx 6`defaultnV2 disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s 5UUtxrxzi2s_hclki2s_clk,R`defaultnW disabledcypto-controller@ff8a0000rockchip,rk3288-crypto@ 0 ,}zaclkhclksclkapb_pclk crypto-rstokayvop@ff930000rockchip,rk3288-vop ,zaclk_vopdclk_vophclk_vopX def axiahbdclkYokayport? E endpoint@0Z?hEhendpoint@1[?dEdendpoint@2\?aEaiommu@ff930300rockchip,iommu  vopb_mmuX okay?YEYvop@ff940000rockchip,rk3288-vop ,zaclk_vopdclk_vophclk_vopX  axiahbdclk]okayport? E endpoint@0^?iEiendpoint@1_?eEeendpoint@2`?bEbiommu@ff940300rockchip,iommu  vopl_mmuX okay?]E]mipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi@ ,~d zrefpclkX 2 disabledportsportendpoint@0a?\E\endpoint@1b?`E`dp@ff970000rockchip,rk3288-dp@ b,iczdppclk[c`dpodp2okayportsport@0endpoint@0d?[E[endpoint@1e?_E_port@1endpointf?wEwhdmi@ff980000rockchip,rk3288-dw-hdmi2 g,hm ziahbisfrX okay)gportsportendpoint@0h?ZEZendpoint@1i?^E^gpu@ffa30000#rockchip,rk3288-maliarm,mali-t760$ jobmmugpu,5jX  disabledgpu-opp-tableoperating-points-v2?jEjopp@100000000IP~opp@200000000I P~opp@300000000IPB@opp@400000000IׄPopp@500000000IePOopp@600000000I#FPqos@ffaa0000syscon ?SESqos@ffaa0080syscon ?TETqos@ffad0000syscon ?HEHqos@ffad0100syscon ?IEIqos@ffad0180syscon ?JEJqos@ffad0400syscon ?KEKqos@ffad0480syscon ?LELqos@ffad0500syscon ?GEGqos@ffad0800syscon ?MEMqos@ffad0880syscon ?NENqos@ffad0900syscon ?OEOqos@ffae0000syscon ?RERqos@ffaf0000syscon ?PEPqos@ffaf0080syscon ?QEQinterrupt-controller@ffc01000 arm,gic-400^s  @ `   ?Eefuse@ffb40000rockchip,rk3288-efuse ,q zpclk_efusecpu_leakage@17pinctrlrockchip,rk3288-pinctrl2Mgpio0@ff750000rockchip,gpio-banku Q,@^s?;E;gpio1@ff780000rockchip,gpio-bankx R,A^sgpio2@ff790000rockchip,gpio-banky S,B^sgpio3@ff7a0000rockchip,gpio-bankz T,C^sgpio4@ff7b0000rockchip,gpio-bank{ U,D^s?4E4gpio5@ff7c0000rockchip,gpio-bank| V,E^sgpio6@ff7d0000rockchip,gpio-bank} W,F^sgpio7@ff7e0000rockchip,gpio-bank~ X,G^s?qEqgpio8@ff7f0000rockchip,gpio-bank Y,H^shdmihdmi-ddc kkpcfg-pull-up?lElpcfg-pull-down?mEmpcfg-pull-none?kEkpcfg-pull-none-12ma ?pEpsleepglobal-pwroffk?=E=ddrio-pwroffkddr0-retentionlddr1-retentionledpedp-hpd mi2c0i2c0-xfer kk?:E:i2c1i2c1-xfer kk?#E#i2c2i2c2-xfer  k k?BEBi2c3i2c3-xfer kk?$E$i2c4i2c4-xfer kk?%E%i2c5i2c5-xfer kk?&E&i2s0i2s0-bus`kkkkkk?WEWsdmmcsdmmc-clkn? E sdmmc-cmdo? E sdmmc-cdl?Esdmmc-bus1lsdmmc-bus4@oooo?Esdmmc-pwr k?{E{sdio0sdio0-bus1lsdio0-bus4@llllsdio0-cmdlsdio0-clkksdio0-cdlsdio0-wplsdio0-pwrlsdio0-bkpwrlsdio0-intlsdio1sdio1-bus1lsdio1-bus4@llllsdio1-cdlsdio1-wplsdio1-bkpwrlsdio1-intlsdio1-cmdlsdio1-clkksdio1-pwr lemmcemmc-clkk?Eemmc-cmdl?Eemmc-pwr l?Eemmc-bus1lemmc-bus4@llllemmc-bus8llllllll?Espi0spi0-clk l?Espi0-cs0 l?Espi0-txl?Espi0-rxl?Espi0-cs1lspi1spi1-clk l?Espi1-cs0 l?Espi1-rxl?Espi1-txl?Espi2spi2-cs1lspi2-clkl?Espi2-cs0l?"E"spi2-rxl?!E!spi2-tx l? E uart0uart0-xfer lk?'E'uart0-ctsluart0-rtskuart1uart1-xfer l k?(E(uart1-cts luart1-rts kuart2uart2-xfer lk?)E)uart3uart3-xfer lk?*E*uart3-cts luart3-rts kuart4uart4-xfer  l k?+E+uart4-ctsluart4-rtsktsadcotp-gpio k?0E0otp-out k?1E1pwm0pwm0-pink?CECpwm1pwm1-pink?DEDpwm2pwm2-pink?EEEpwm3pwm3-pink?FEFgmacrgmii-pinskkkkppppkkk ppkk?6E6rmii-pinskkkkkkkkkkspdifspdif-tx k?VEVpcfg-pull-none-drv-8ma?nEnpcfg-pull-up-drv-8ma?oEobacklightbl-enk?rErbuttonspwrbtnl?xExlcdlcd-csk?uEupmicpmic-intl?<E<usbhost-vbus-drvk?yEyeth_phyeth-phy-pwrk?zEzmemory@0memorybacklightpwm-backlight  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~ q`defaultnrsB@?tEtexternal-gmac-clock fixed-clocksY@ ext_gmac?5E5panellg,lp079qx1-sp0vsimple-panel#t qnu-vportsportendpointw?fEfgpio-keys gpio-keys:`defaultnxpower ;EtPGPIO Key PowerVgdvcc-host-regulatorregulator-fixedy ;`defaultny vcc_hosteyvcc-phy-regulatorregulator-fixedy ;`defaultnzvcc_phy2Z2Zey?3E3vsys-regulatorregulator-fixedvcc_sysLK@LK@ey?>E>sdmmc-regulatorregulator-fixed q `defaultn{vcc_sd2Z2Z@?E #address-cells#size-cellscompatibleinterrupt-parentethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsmax-frequencyfifo-depthreset-namesbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpnum-slotspinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsdmasdma-namesreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizerockchip,system-power-controllerwakeup-sourcevcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc9-supplyvcc10-supplyvcc11-supplyvcc12-supplyvddio-supplyregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-nameregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsforce-hpdddc-i2c-busoperating-points-v2opp-hzopp-microvoltinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthbrightness-levelsdefault-brightness-levelenable-gpiospwmsbacklightpower-supplyautorepeatlinux,codelabellinux,input-typedebounce-intervalenable-active-highstartup-delay-usvin-supply