[8H(,rockchip,rk3288-evb-act8846rockchip,rk3288&aliases7/ethernet@ff290000A/i2c@ff650000F/i2c@ff140000K/i2c@ff660000P/i2c@ff150000U/i2c@ff160000Z/i2c@ff170000_/dwmmc@ff0f0000e/dwmmc@ff0c0000k/dwmmc@ff0d0000q/dwmmc@ff0e0000w/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000arm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12`@p@ @OOa sB@ ~ ' 9  K 0 @,3?Ecpu@501cpuarm,cortex-a12?Ecpu@502cpuarm,cortex-a12?Ecpu@503cpuarm,cortex-a12?Eamba simple-busMdma-controller@ff250000arm,pl330arm,primecell%@T_, zapb_pclk?Edma-controller@ff600000arm,pl330arm,primecell`@T_, zapb_pclk disableddma-controller@ffb20000arm,pl330arm,primecell@T_, zapb_pclk?SESreserved-memoryMdma-unusable@fe000000oscillator fixed-clockn6xin24m? E timerarm,armv7-timer0   n6timer@ff810000rockchip,rk3288-timer  H , a ztimerpclkdisplay-subsystemrockchip,display-subsystem dwmmc@ff0c0000rockchip,rk3288-dw-mshcр ,Drvzbiuciuciu-driveciu-sample  @resetokay (9KV`defaultn xdwmmc@ff0d0000rockchip,rk3288-dw-mshcр ,Eswzbiuciuciu-driveciu-sample ! @reset disableddwmmc@ff0e0000rockchip,rk3288-dw-mshcр ,Ftxzbiuciuciu-driveciu-sample "@reset disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcр ,Guyzbiuciuciu-driveciu-sample #@resetokay KV`defaultnsaradc@ff100000rockchip,saradc $,I[zsaradcapb_pclkW saradc-apb disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi,ARzspiclkapb_pclk  txrx ,`defaultn disabledspi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi,BSzspiclkapb_pclk txrx -`defaultn disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi,CTzspiclkapb_pclktxrx .`defaultn !" disabledi2c@ff140000rockchip,rk3288-i2c >zi2c,M`defaultn# disabledi2c@ff150000rockchip,rk3288-i2c ?zi2c,O`defaultn$ disabledi2c@ff160000rockchip,rk3288-i2c @zi2c,P`defaultn% disabledi2c@ff170000rockchip,rk3288-i2c Azi2c,Q`defaultn&okay?eEeserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 7,MUzbaudclkapb_pclk`defaultn'okayserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 8,NVzbaudclkapb_pclk`defaultn(okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 9,OWzbaudclkapb_pclk`defaultn)okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart :,PXzbaudclkapb_pclk`defaultn*okayserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ;,QYzbaudclkapb_pclk`defaultn+okaythermal-zonesreserve_thermal,cpu_thermald,tripscpu_alert0 ppassive?-E-cpu_alert1 $passive?.E.cpu_crit _ criticalcooling-mapsmap0"- 'map1". 'gpu_thermald,tripsgpu_alert0 ppassive?/E/gpu_crit _ criticalcooling-mapsmap0"/ 'tsadc@ff280000rockchip,rk3288-tsadc( %,HZztsadcapb_pclk tsadc-apb`initdefaultsleepn061@0J`sokayw?,E,ethernet@ff290000rockchip,rk3288-gmac)macirqeth_wake_irq28,fgc]Mzstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB stmmacethok3rgmiiinput 4  'B@"25`defaultn6I0Rusb@ff500000 generic-ehciP ,zusbhost[7`usbokayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T ,zotgjhost[8 `usb2-phyokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X ,zotgjotgr@@ [9 `usb2-phy disabledusb@ff5c0000 generic-ehci\ ,zusbhost disabledi2c@ff650000rockchip,rk3288-i2ce <zi2c,L`defaultn:okaysyr827@40silergy,syr827@vdd_cpu Pp$;?Esyr828@41silergy,syr828Avdd_gpu Pp$;hym8563@51haoyu,hym8563Q&<`defaultn=xin32kact8846@5aactive-semi,act8846Zokay/;:;E;P;[>g;s?regulatorsREG1VCC_DDROOREG2VCC_IO2Z2Z?>E>REG3VDD_LOG ``REG4VCC_20??E?REG5 VCCIO_SDw@2Z?EREG6 VDD10_LCDB@B@REG7 VCCA_CODEC2Z2ZREG8VCCA_TP2Z2ZREG9 VCCIO_PMU2Z2ZREG10VDD_10B@B@REG11VCC_18w@w@?|E|REG12 VCC18_LCDw@w@i2c@ff660000rockchip,rk3288-i2cf =zi2c,N`defaultn@ disabledpwm@ff680000rockchip,rk3288-pwmh`defaultnA,^zpwmokay?qEqpwm@ff680010rockchip,rk3288-pwmh`defaultnB,^zpwm disabledpwm@ff680020rockchip,rk3288-pwmh `defaultnC,^zpwm disabledpwm@ff680030rockchip,rk3288-pwmh0`defaultnD,^zpwm disabledbus_intmem@ff700000 mmio-sramp Mpsmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfds?Epower-controller!rockchip,rk3288-power-controller"h2 ?VEVpd_vio@9 ,chgfdehilkj$EFGHIJKLMpd_hevc@11 ,opNOpd_video@12 ,Ppd_gpu@13 ,QRreboot-modesyscon-reboot-modeRBRBRB RBsyscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruv2H"jk$#gׄeрxhрxh?Esyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdw?2E2edp-phyrockchip,rk3288-dp-phy,hz24mokay?aEaio-domains"rockchip,rk3288-io-voltage-domain disabledusbphyrockchip,rk3288-usb-phyokayusb-phy@320 ,]zphyclk?9E9usb-phy@3344,^zphyclk?7E7usb-phy@348H,_zphyclk?8E8watchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt,p Ookaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdif zhclkmclk,TStx 6`defaultnT2 disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s 5SStxrxzi2s_hclki2s_clk,R`defaultnU ; disabledcypto-controller@ff8a0000rockchip,rk3288-crypto@ 0 ,}zaclkhclksclkapb_pclk crypto-rstokayvop@ff930000rockchip,rk3288-vop ,zaclk_vopdclk_vophclk_vopUV def axiahbdclkcWokayport? E endpoint@0jX?fEfendpoint@1jY?bEbendpoint@2jZ?_E_iommu@ff930300rockchip,iommu  vopb_mmuUV zokay?WEWvop@ff940000rockchip,rk3288-vop ,zaclk_vopdclk_vophclk_vopUV  axiahbdclkc[okayport? E endpoint@0j\?gEgendpoint@1j]?cEcendpoint@2j^?`E`iommu@ff940300rockchip,iommu  vopl_mmuUV zokay?[E[mipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi@ ,~d zrefpclkUV 2 disabledportsportendpoint@0j_?ZEZendpoint@1j`?^E^dp@ff970000rockchip,rk3288-dp@ b,iczdppclk[a`dpodp2okayportsport@0endpoint@0jb?YEYendpoint@1jc?]E]port@1endpointjd?uEuhdmi@ff980000rockchip,rk3288-dw-hdmi2 g,hm ziahbisfrUV okayeportsportendpoint@0jf?XEXendpoint@1jg?\E\gpu@ffa30000#rockchip,rk3288-maliarm,mali-t760$ jobmmugpu,hUV  disabledgpu-opp-tableoperating-points-v2?hEhopp@100000000~opp@200000000 ~opp@300000000B@opp@400000000ׄopp@500000000eOopp@600000000#Fqos@ffaa0000syscon ?QEQqos@ffaa0080syscon ?RERqos@ffad0000syscon ?FEFqos@ffad0100syscon ?GEGqos@ffad0180syscon ?HEHqos@ffad0400syscon ?IEIqos@ffad0480syscon ?JEJqos@ffad0500syscon ?EEEqos@ffad0800syscon ?KEKqos@ffad0880syscon ?LELqos@ffad0900syscon ?MEMqos@ffae0000syscon ?PEPqos@ffaf0000syscon ?NENqos@ffaf0080syscon ?OEOinterrupt-controller@ffc01000 arm,gic-400  @ `   ?Eefuse@ffb40000rockchip,rk3288-efuse ,q zpclk_efusecpu_leakage@17pinctrlrockchip,rk3288-pinctrl2Mgpio0@ff750000rockchip,gpio-banku Q,@?<E<gpio1@ff780000rockchip,gpio-bankx R,Agpio2@ff790000rockchip,gpio-banky S,Bgpio3@ff7a0000rockchip,gpio-bankz T,Cgpio4@ff7b0000rockchip,gpio-bank{ U,D?4E4gpio5@ff7c0000rockchip,gpio-bank| V,Egpio6@ff7d0000rockchip,gpio-bank} W,Fgpio7@ff7e0000rockchip,gpio-bank~ X,G?oEogpio8@ff7f0000rockchip,gpio-bank Y,Hhdmihdmi-ddc iipcfg-pull-up?jEjpcfg-pull-down#?kEkpcfg-pull-none2?iEipcfg-pull-none-12ma2? ?nEnsleepglobal-pwroffiddrio-pwroffiddr0-retentionjddr1-retentionjedpedp-hpd ki2c0i2c0-xfer ii?:E:i2c1i2c1-xfer ii?#E#i2c2i2c2-xfer  i i?@E@i2c3i2c3-xfer ii?$E$i2c4i2c4-xfer ii?%E%i2c5i2c5-xfer ii?&E&i2s0i2s0-bus`iiiiii?UEUsdmmcsdmmc-clkl? E sdmmc-cmdm? E sdmmc-cdj?Esdmmc-bus1jsdmmc-bus4@mmmm?Esdmmc-pwr i?yEysdio0sdio0-bus1jsdio0-bus4@jjjjsdio0-cmdjsdio0-clkisdio0-cdjsdio0-wpjsdio0-pwrjsdio0-bkpwrjsdio0-intjsdio1sdio1-bus1jsdio1-bus4@jjjjsdio1-cdjsdio1-wpjsdio1-bkpwrjsdio1-intjsdio1-cmdjsdio1-clkisdio1-pwr jemmcemmc-clki?Eemmc-cmdj?Eemmc-pwr j?Eemmc-bus1jemmc-bus4@jjjjemmc-bus8jjjjjjjj?Espi0spi0-clk j?Espi0-cs0 j?Espi0-txj?Espi0-rxj?Espi0-cs1jspi1spi1-clk j?Espi1-cs0 j?Espi1-rxj?Espi1-txj?Espi2spi2-cs1jspi2-clkj?Espi2-cs0j?"E"spi2-rxj?!E!spi2-tx j? E uart0uart0-xfer ji?'E'uart0-ctsjuart0-rtsiuart1uart1-xfer j i?(E(uart1-cts juart1-rts iuart2uart2-xfer ji?)E)uart3uart3-xfer ji?*E*uart3-cts juart3-rts iuart4uart4-xfer  j i?+E+uart4-ctsjuart4-rtsitsadcotp-gpio i?0E0otp-out i?1E1pwm0pwm0-pini?AEApwm1pwm1-pini?BEBpwm2pwm2-pini?CECpwm3pwm3-pini?DEDgmacrgmii-pinsiiiinnnniii nnii?6E6rmii-pinsiiiiiiiiiispdifspdif-tx i?TETpcfg-pull-none-drv-8ma??lElpcfg-pull-up-drv-8ma??mEmbacklightbl-eni?pEpbuttonspwrbtnj?vEvlcdlcd-csi?sEslcd-eni?zEzpmicpmic-intj?=E=usbhost-vbus-drvi?wEweth_phyeth-phy-pwri?xExwifiwifi-pwr i?{E{memory@0memorybacklightpwm-backlightN  !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~` yo`defaultnpqB@?rErexternal-gmac-clock fixed-clocksY@ ext_gmac?5E5panellg,lp079qx1-sp0vsimple-panelr yonstportsportendpointju?dEdgpio-keys gpio-keys`defaultnvpower <tGPIO Key Powerdvcc-host-regulatorregulator-fixed <`defaultnw vcc_hostvcc-phy-regulatorregulator-fixed <`defaultnxvcc_phy2Z2Z?3E3vsys-regulatorregulator-fixedvcc_sysLK@LK@?;E;sdmmc-regulatorregulator-fixed o `defaultnyvcc_sd2Z2Z$>?Evcc-lcdregulator-fixed o`defaultnzvcc_lcd$>?tEtvcc-wlregulator-fixed o `defaultn{vcc_wl$| #address-cells#size-cellscompatibleinterrupt-parentethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2interruptsinterrupt-affinityenable-methodrockchip,pmudevice_typeregresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsmax-frequencyfifo-depthreset-namesbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaydisable-wpnum-slotspinctrl-namespinctrl-0vmmc-supplyvqmmc-supplynon-removable#io-channel-cellsdmasdma-namesreg-shiftreg-io-widthpolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphy-supplyphy-modeclock_in_outsnps,reset-gpiosnps,reset-active-lowsnps,reset-delays-usassigned-clocksassigned-clock-parentstx_delayrx_delayphysphy-namesdr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizefcs,suspend-voltage-selectorregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onregulator-boot-onvin-supplyvp1-supplyvp2-supplyvp3-supplyvp4-supplyinl1-supplyinl2-supplyinl3-supply#pwm-cells#power-domain-cellspm_qosoffsetmode-normalmode-recoverymode-bootloadermode-loader#reset-cellsassigned-clock-rates#phy-cells#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsforce-hpdddc-i2c-busoperating-points-v2opp-hzopp-microvoltinterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthbrightness-levelsdefault-brightness-levelenable-gpiospwmsbacklightpower-supplyautorepeatlinux,codelabellinux,input-typewakeup-sourcedebounce-intervalenable-active-highstartup-delay-us