&8( 6ʸ6compulab,omap5-sbc-t54compulab,omap5-cm-t54ti,omap5&7CompuLab CM-T54 on SB-T54chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@4807a000Q/ocp/i2c@4807c000V/ocp/serial@4806a000^/ocp/serial@4806c000f/ocp/serial@48020000n/ocp/serial@4806e000v/ocp/serial@48066000~/ocp/serial@48068000 /connector0 /connector1 /displaycpuscpu@0cpuarm,cortex-a15B@,`cpu"(cpu@1cpuarm,cortex-a15thermal-zonescpu_thermal0FTdAtripscpu_alertq}passive"(cpu_critqH} criticalcooling-mapsmap0 gpu_thermal0FTduPtripsgpu_critqH} criticalcore_thermal0FTdtripscore_critqH} criticaltimerarm,armv7-timer0   &pmuarm,cortex-a15-pmuinterrupt-controller@48211000arm,cortex-a15-gic@H!H! H!@ H!` &"(interrupt-controller@48281000&ti,omap5-wugen-mputi,omap4-wugen-mpuH(&"(socti,omap-inframpu ti,omap4-mpumpuocpti,omap5-l3-nocsimple-busl3_main_1l3_main_2l3_main_30D D0E@  l4@4a000000ti,omap5-l4-cfgsimple-bus J"scm@2000ti,omap5-scm-coresimple-bus   scm_conf@0syscon"(scm@2800%ti,omap5-scm-padconf-coresimple-bus (pinmux@40 ti,omap5-padconfpinctrl-single@-default; pinmux_led_gpio_pinsEp" ( pinmux_i2c1_pinsE"m(mpinmux_i2c2_pinsExz"o(opinmux_mmc1_pins0E"v(vpinmux_mmc2_pinsPE  "z(zpinmux_mmc3_pins0Edfhjln"|(|pinmux_wlan_gpios_pinsE\^"}(}pinmux_usbhost_pins0Ehv" ( pinmux_dss_hdmi_pinsE"(pinmux_lcd_pinsE2"(pinmux_hdmi_conn_pinsE"(pinmux_dss_dpi_pinsE"(pinmux_mcspi1_pins E"q(qpinmux_i2c4_pinsE"p(ppinmux_mmc1_aux_pinsE46"w(womap5_padconf_global@5a0sysconsimple-bus " ( pbias_regulator@60ti,pbias-omap5ti,pbias-omap`Y pbias_mmc_omap5`pbias_mmc_omap5ow@-"u(ucm_core_aon@4000ti,omap5-cm-core-aon@ clockspad_clks_src_ck fixed-clock" ( pad_clks_ck@108ti,gate-clock "*(*secure_32k_clk_src_ck fixed-clockslimbus_src_clk fixed-clock" ( slimbus_clk@108ti,gate-clock  "$($sys_32k_ck fixed-clock"/(/virt_12000000_ck fixed-clock"M(Mvirt_13000000_ck fixed-clock]@"N(Nvirt_16800000_ck fixed-clockY"O(Ovirt_19200000_ck fixed-clock$"P(Pvirt_26000000_ck fixed-clock"Q(Qvirt_27000000_ck fixed-clock"R(Rvirt_38400000_ck fixed-clockI"S(Sxclk60mhsp1_ck fixed-clock"C(Cxclk60mhsp2_ck fixed-clock"E(Edpll_abe_ck@1e0ti,omap4-dpll-m4xen-clock"(dpll_abe_x2_ckti,omap4-dpll-x2-clock"(dpll_abe_m2x2_ck@1f0ti,divider-clock"(abe_24m_fclkfixed-factor-clock"&(&abe_clk@108ti,divider-clock"%(%abe_iclk@528ti,divider-clock(abe_lp_clk_divfixed-factor-clock"T(Tdpll_abe_m3x2_ck@1f4ti,divider-clock"(dpll_core_byp_mux@12c ti,mux-clock,"(dpll_core_ck@120ti,omap4-dpll-core-clock $,("(dpll_core_x2_ckti,omap4-dpll-x2-clock"(dpll_core_h21x2_ck@150ti,divider-clock?P"(c2c_fclkfixed-factor-clock"(c2c_iclkfixed-factor-clockdpll_core_h11x2_ck@138ti,divider-clock?8dpll_core_h12x2_ck@13cti,divider-clock?<"(dpll_core_h13x2_ck@140ti,divider-clock?@dpll_core_h14x2_ck@144ti,divider-clock?D"H(Hdpll_core_h22x2_ck@154ti,divider-clock?Tdpll_core_h23x2_ck@158ti,divider-clock?Xdpll_core_h24x2_ck@15cti,divider-clock?\dpll_core_m2_ck@130ti,divider-clock0dpll_core_m3x2_ck@134ti,divider-clock4"V(Viva_dpll_hs_clk_divfixed-factor-clock"(dpll_iva_byp_mux@1ac ti,mux-clock"(dpll_iva_ck@1a0ti,omap4-dpll-clock"2Ep}@"(dpll_iva_x2_ckti,omap4-dpll-x2-clock"(dpll_iva_h11x2_ck@1b8ti,divider-clock?" 2`" ( dpll_iva_h12x2_ck@1bcti,divider-clock?"!2$"!(!mpu_dpll_hs_clk_divfixed-factor-clock""("dpll_mpu_ck@160ti,omap5-mpu-dpll-clock"`dlh"(dpll_mpu_m2_ck@170ti,divider-clockpper_dpll_hs_clk_divfixed-factor-clock"0(0usb_dpll_hs_clk_divfixed-factor-clock"6(6l3_iclk_div@100ti,divider-clock"#(#gpu_l3_iclkfixed-factor-clock#l4_root_clk_div@100ti,divider-clock#slimbus1_slimbus_clk@560ti,gate-clock$ `aess_fclk@528ti,divider-clock%("(dmic_sync_mux_ck@538 ti,mux-clock &'(8")()dmic_gfclk@538 ti,mux-clock )*$8mcasp_sync_mux_ck@540 ti,mux-clock &'(@"+(+mcasp_gfclk@540 ti,mux-clock +*$@mcbsp1_sync_mux_ck@548 ti,mux-clock &'(H",(,mcbsp1_gfclk@548 ti,mux-clock ,*$Hmcbsp2_sync_mux_ck@550 ti,mux-clock &'(P"-(-mcbsp2_gfclk@550 ti,mux-clock -*$Pmcbsp3_sync_mux_ck@558 ti,mux-clock &'(X".(.mcbsp3_gfclk@558 ti,mux-clock .*$Xtimer5_gfclk_mux@568 ti,mux-clock'/htimer6_gfclk_mux@570 ti,mux-clock'/ptimer7_gfclk_mux@578 ti,mux-clock'/xtimer8_gfclk_mux@580 ti,mux-clock'/dummy_ck fixed-clockclockdomainscm_core@8000ti,omap5-cm-core0clocksdpll_per_byp_mux@14c ti,mux-clock0L"1(1dpll_per_ck@140ti,omap4-dpll-clock1@DLH"2(2dpll_per_x2_ckti,omap4-dpll-x2-clock2"3(3dpll_per_h11x2_ck@158ti,divider-clock3?X"9(9dpll_per_h12x2_ck@15cti,divider-clock3?\">(>dpll_per_h14x2_ck@164ti,divider-clock3?d"I(Idpll_per_m2_ck@150ti,divider-clock2P";(;dpll_per_m2x2_ck@150ti,divider-clock3P":(:dpll_per_m3x2_ck@154ti,divider-clock3T"W(Wdpll_unipro1_ck@200ti,omap4-dpll-clock "4(4dpll_unipro1_clkdcoldofixed-factor-clock4"@(@dpll_unipro1_m2_ck@210ti,divider-clock4"A(Adpll_unipro2_ck@1c0ti,omap4-dpll-clock"5(5dpll_unipro2_clkdcoldofixed-factor-clock5dpll_unipro2_m2_ck@1d0ti,divider-clock5dpll_usb_byp_mux@18c ti,mux-clock6"7(7dpll_usb_ck@180ti,omap4-dpll-j-type-clock7"8(8dpll_usb_clkdcoldofixed-factor-clock8"G(Gdpll_usb_m2_ck@190ti,divider-clock8"<(<func_128m_clkfixed-factor-clock9"J(Jfunc_12m_fclkfixed-factor-clock:func_24m_clkfixed-factor-clock;"(((func_48m_fclkfixed-factor-clock:"=(=func_96m_fclkfixed-factor-clock:"?(?l3init_60m_fclk@104ti,divider-clock<"B(Bdss_32khz_clk@1420ti,gate-clock/  dss_48mhz_clk@1420ti,gate-clock=  "(dss_dss_clk@1420ti,gate-clock> G"(dss_sys_clk@1420ti,gate-clock'  "(gpio2_dbclk@1060ti,gate-clock/`gpio3_dbclk@1068ti,gate-clock/hgpio4_dbclk@1070ti,gate-clock/pgpio5_dbclk@1078ti,gate-clock/xgpio6_dbclk@1080ti,gate-clock/gpio7_dbclk@1110ti,gate-clock/gpio8_dbclk@1118ti,gate-clock/iss_ctrlclk@1320ti,gate-clock? lli_txphy_clk@f20ti,gate-clock@ lli_txphy_ls_clk@f20ti,gate-clockA  mmc1_32khz_clk@1628ti,gate-clock/(sata_ref_clk@1688ti,gate-clock"(usb_host_hs_hsic480m_p1_clk@1658ti,gate-clock< Xusb_host_hs_hsic480m_p2_clk@1658ti,gate-clock<Xusb_host_hs_hsic480m_p3_clk@1658ti,gate-clock<Xusb_host_hs_hsic60m_p1_clk@1658ti,gate-clockB Xusb_host_hs_hsic60m_p2_clk@1658ti,gate-clockB Xusb_host_hs_hsic60m_p3_clk@1658ti,gate-clockBXutmi_p1_gfclk@1658 ti,mux-clockBCX"D(Dusb_host_hs_utmi_p1_clk@1658ti,gate-clockDXutmi_p2_gfclk@1658 ti,mux-clockBEX"F(Fusb_host_hs_utmi_p2_clk@1658ti,gate-clockF Xusb_host_hs_utmi_p3_clk@1658ti,gate-clockB Xusb_otg_ss_refclk960m@16f0ti,gate-clockG"(usb_phy_cm_clk32k@640ti,gate-clock/@"(usb_tll_hs_usb_ch0_clk@1668ti,gate-clockBhusb_tll_hs_usb_ch1_clk@1668ti,gate-clockB husb_tll_hs_usb_ch2_clk@1668ti,gate-clockB hfdif_fclk@1328ti,divider-clock9(gpu_core_gclk_mux@1520 ti,mux-clockHI gpu_hyd_gclk_mux@1520 ti,mux-clockHI hsi_fclk@1638ti,divider-clock:8mmc1_fclk_mux@1628 ti,mux-clockJ:("K(Kmmc1_fclk@1628ti,divider-clockK(mmc2_fclk_mux@1630 ti,mux-clockJ:0"L(Lmmc2_fclk@1630ti,divider-clockL0timer10_gfclk_mux@1028 ti,mux-clock/(timer11_gfclk_mux@1030 ti,mux-clock/0timer2_gfclk_mux@1038 ti,mux-clock/8timer3_gfclk_mux@1040 ti,mux-clock/@timer4_gfclk_mux@1048 ti,mux-clock/Htimer9_gfclk_mux@1050 ti,mux-clock/Pclockdomainsl3init_clkdmti,clockdomain8l4@4ae00000ti,omap5-l4-wkupsimple-bus Jcounter@4000ti,omap-counter32k@@ counter_32kprm@6000 ti,omap5-prm`0  clockssys_clkin@110 ti,mux-clockMNOPQRS"(abe_dpll_bypass_clk_mux@108 ti,mux-clock/"(abe_dpll_clk_mux@10c ti,mux-clock/ "(custefuse_sys_gfclk_divfixed-factor-clockdss_syc_gfclk_divfixed-factor-clock"'('wkupaon_iclk_mux@108 ti,mux-clockT"U(Ul3instr_ts_gclk_divfixed-factor-clockUgpio1_dbclk@1938ti,gate-clock/8timer1_gfclk_mux@1940 ti,mux-clock/@clockdomainsscrm@a000ti,omap5-scrm clocksauxclk0_src_gate_ck@310 ti,composite-no-wait-gate-clockV"X(Xauxclk0_src_mux_ck@310ti,composite-mux-clock VW"Y(Yauxclk0_src_ckti,composite-clockXY"Z(Zauxclk0_ck@310ti,divider-clockZ"g(gauxclk1_src_gate_ck@314 ti,composite-no-wait-gate-clockV"[([auxclk1_src_mux_ck@314ti,composite-mux-clock VW"\(\auxclk1_src_ckti,composite-clock[\"](]auxclk1_ck@314ti,divider-clock]"h(hauxclk2_src_gate_ck@318 ti,composite-no-wait-gate-clockV"^(^auxclk2_src_mux_ck@318ti,composite-mux-clock VW"_(_auxclk2_src_ckti,composite-clock^_"`(`auxclk2_ck@318ti,divider-clock`"i(iauxclk3_src_gate_ck@31c ti,composite-no-wait-gate-clockV"a(aauxclk3_src_mux_ck@31cti,composite-mux-clock VW"b(bauxclk3_src_ckti,composite-clockab"c(cauxclk3_ck@31cti,divider-clockc"j(jauxclk4_src_gate_ck@320 ti,composite-no-wait-gate-clockV "d(dauxclk4_src_mux_ck@320ti,composite-mux-clock VW "e(eauxclk4_src_ckti,composite-clockde"f(fauxclk4_ck@320ti,divider-clockf "k(kauxclkreq0_ck@210 ti,mux-clockghijkauxclkreq1_ck@214 ti,mux-clockghijkauxclkreq2_ck@218 ti,mux-clockghijkauxclkreq3_ck@21c ti,mux-clockghijkclockdomainspinmux@c840 ti,omap5-padconfpinctrl-single@<pinmux_ads7846_pinsE"r(rocmcram@40300000 mmio-sram@0"(dma-controller@4a056000ti,omap4430-sdmaJ`0  Ze r"l(lgpio@4ae10000ti,omap4-gpioJ gpio1"t(tgpio@48055000ti,omap4-gpioHP gpio2gpio@48057000ti,omap4-gpioHp gpio3"(gpio@48059000ti,omap4-gpioH  gpio4"(gpio@4805b000ti,omap4-gpioH !gpio5gpio@4805d000ti,omap4-gpioH "gpio6gpio@48051000ti,omap4-gpioH #gpio7"(gpio@48053000ti,omap4-gpioH0 ygpio8"y(ygpmc@50000000ti,omap4430-gpmcP lrxtxgpmc#fcki2c@48070000 ti,omap4-i2cH 8i2c1-default;mat24@50 atmel,24c02Ppalmas@48 ti,palmas H"n(npalmas_usbti,palmas-usb-vid."(rtcti,palmas-rtc&npalmas_pmicti,palmas-pmic&n 8short-irqHregulatorssmps123`smps123o '`Ym"(smps45`smps45o '0Ymsmps6`smps6o``Ymsmps7`smps7ow@w@Ymsmps8`smps8o '0Ymsmps9`smps9o2Z2ZYmsmps10_out2 `smps10_out2oLK@LK@Ymsmps10_out1 `smps10_out1oLK@LK@"(ldo1`ldo1ow@w@ldo2`ldo2o2Z2Z"(ldo3`ldo3o``Ymldo4`ldo4ow@w@"(ldo5`ldo5ow@w@Ymldo6`ldo6oOOYmldo7`ldo7o disabledldo8`ldo8o--Ymldo9`ldo9ow@-m"x(xldoln`ldolnow@w@Ymldousb`ldousbo1P1PYmregen3`regen3Ymi2c@48072000 ti,omap4-i2cH  9i2c2-default;o"(i2c@48060000 ti,omap4-i2cH =i2c3i2c@4807a000 ti,omap4-i2cH >i2c4-default;pat24@50 atmel,24c02Pi2c@4807c000 ti,omap4-i2cH <i2c5spinlock@4a0f6000ti,omap4-hwspinlockJ` spinlockspi@48098000ti,omap4-mcspiH  Amcspi1@l#l$l%l&l'l(l)l* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH  Bmcspi2 l+l,l-l.tx0rx0tx1rx1-default;qads7846@0-default;r ti,ads7846s`&t t/? O_spi@480b8000ti,omap4-mcspiH  [mcspi3lltx0rx0spi@480ba000ti,omap4-mcspiH  0mcspi4lFlGtx0rx0serial@4806a000ti,omap4-uartH Huart1lserial@4806c000ti,omap4-uartH Iuart2lserial@48020000ti,omap4-uartH Juart3lserial@4806e000ti,omap4-uartH Fuart4lserial@48066000ti,omap4-uartH` iuart5lserial@48068000ti,omap4-uartH juart6lmmc@4809c000ti,omap4-hsmmcH  Smmc1mzl=l>txrxu-default;vwx y ymmc@480b4000ti,omap4-hsmmcH @ Vmmc2zl/l0txrx-default;z{mmc@480ad000ti,omap4-hsmmcH  ^mmc3zlMlNtxrx-default;|}~mmc@480d1000ti,omap4-hsmmcH  `mmc4zl9l:txrx disabledmmc@480d5000ti,omap4-hsmmcH P ;mmc5zl;l<txrx disabledmmu@4a066000ti,omap4-iommuJ` mmu_dspmmu@55082000ti,omap4-iommuU  dmmu_ipukeypad@4ae1c000ti,omap4-keypadJkbdmcpdm@40132000ti,omap4-mcpdm@ I mpudma pmcpdmlAlBup_linkdn_link disableddmic@4012e000ti,omap4-dmic@Impudma rdmiclCup_link disabledmcbsp@40122000ti,omap4-mcbsp@ I mpudma 8commonmcbsp1l!l"txrx disabledmcbsp@40124000ti,omap4-mcbsp@@I@mpudma 8commonmcbsp2lltxrx disabledmcbsp@40126000ti,omap4-mcbsp@`I`mpudma 8commonmcbsp3lltxrx disabledmailbox@4a0f4000ti,omap4-mailboxJ@ mailbox+7Imbox_ipu [ fmbox_dsp [ ftimer@4ae18000ti,omap5430-timerJ %timer1qtimer@48032000ti,omap5430-timerH  &timer2timer@48034000ti,omap5430-timerH@ 'timer3timer@48036000ti,omap5430-timerH` (timer4timer@40138000ti,omap5430-timer@I )timer5timer@4013a000ti,omap5430-timer@I *timer6timer@4013c000ti,omap5430-timer@I +timer7timer@4013e000ti,omap5430-timer@I ,timer8timer@4803e000ti,omap5430-timerH -timer9timer@48086000ti,omap5430-timerH` .timer10timer@48088000ti,omap5430-timerH /timer11wdt@4ae14000ti,omap5-wdtti,omap3-wdtJ@ P wd_timer2dmm@4e000000 ti,omap5-dmmN qdmmemif@4c000000 ti,emif-4d5emif1L nemif@4d000000 ti,emif-4d5emif2M oomap_dwc3@4a020000ti,dwc3 usb_otg_ssJ ]dwc3@4a030000 snps,dwc3J$\\]8peripheralhostotgusb2-phyusb3-phy !peripheralocp2scp@4a080000ti,omap-ocp2scpJ  ocp2scp1usb2phy@4a084000 ti,omap-usb2J@|)wkupclkrefclk:"(usb3phy@4a084400 ti,omap-usb3JDJHdJL@phy_rxphy_txpll_ctrl)p wkupclksysclkrefclk:"(usbhstll@4a062000 ti,usbhs-tllJ  N usb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ usb_host_hs BCE3refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 Eehci-hsic Pehci-hsicohci@4a064800ti,ohci-omap3JH Lehci@4a064c00 ti,ehci-omapJL M bandgap@4a0021e0 J! J#, J#,J#< ~ti,omap5430-bandgap["(ocp2scp@4a090000ti,omap-ocp2scpJ  ocp2scp3phy@4a096000ti,phy-pipe3-sataJ `J ddJ h@phy_rxphy_txpll_ctrl)tsysclkrefclk:"(sata@4a141100snps,dwc-ahciJJ 6 sata-physataqdss@58000000 ti,omap5-dssXok dss_corefck-default;dispc@58001000ti,omap5-dispcX  dss_dispcfckencoder@58002000ti,omap5-rfbiX  disabled dss_rfbi#fckickencoder@58004000 ti,omap5-dsiX@XB@XC@protophypll 5 disabled dss_dsi1 fcksys_clkencoder@58005000 ti,omap5-dsiXX@X@protophypll 7ok dss_dsi2 fcksys_clkencoder@58060000ti,omap5-hdmi XXXXwppllphycore eok dss_hdmi fcksys_clklL audio_tx-default;portendpoint "(portendpoint@0"(endpoint@1"(regulator-abb-mpu ti,abb-v2`abb_mpu2 J|J`J!J3base-addressint-addressefuse-addressldo-address 0!,regulator-abb-mm ti,abb-v2`abb_mm2 J|J`J!J3base-addressint-addressefuse-addressldo-address܀ 0!memory@80000000memoryfixed-regulator-mmcsdregulator-fixed `vmmcsd_fixedo2Z2Z"{({fixed-regulator-vwlan-pdnregulator-fixed`vwlan_pdn_fixedo2Z2Z-  8"(fixed-regulator-vwlanregulator-fixed `vwlan_fixedo2Z2Z- 8"~(~ads7846-regregulator-fixed `ads7846-rego2Z2Z"s(shsusb2_phyusb-nop-xceiv K "(hsusb3_phyusb-nop-xceiv K"(leds gpio-ledsled1 WHeartbeat  ]heartbeatsoffdisplay!startek,startek-kd050cpanel-dpiWlcd-default; ypanel-timing@ ((+  portendpoint"(connector0hdmi-connectorWhdmia-default; portendpoint"(encoder0 ti,tfp410portsport@0endpoint"(port@1endpoint"(connector1dvi-connectorWdvi " *portendpoint"( #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2i2c3i2c4serial0serial1serial2serial3serial4serial5display0display1display2device_typeregoperating-pointsclocksclock-namesclock-latencycooling-min-levelcooling-max-level#cooling-cellscpu0-supplylinux,phandlepolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-deviceinterruptsinterrupt-controller#interrupt-cellsti,hwmodssramranges#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsclock-frequencyti,bit-shiftti,max-divti,index-starts-at-oneclock-multclock-divti,index-power-of-twoti,dividersassigned-clocksassigned-clock-ratesti,set-rate-parent#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsdmasdma-namesgpmc,num-csgpmc,num-waitpinspagesizeti,system-power-controllerti,enable-vbus-detectionti,enable-id-detectionti,wakeupinterrupt-namesti,ldo6-vibratorregulator-always-onregulator-boot-onti,smps-rangestartup-delay-usstatus#hwlock-cellsti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-repwakeup-sourceti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthcd-invertedwp-invertedcd-gpioswp-gpiosti,non-removable#iommu-cellsti,iommu-bus-err-backreg-namesti,buffer-size#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmti,no-idle-on-initphy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertutmi-modeextconvbus-supplyphysphy-namesdr_modesyscon-phy-power#phy-cellsport2-modeport3-mode#thermal-sensor-cellsports-implementedvdd-supplyvdda-supplyremote-endpointlanesdata-linesti,settling-timeti,clock-cyclesti,tranxdone-status-maskti,ldovbb-override-maskti,ldovbb-vset-maskti,abb_infovin-supplyenable-active-highreset-gpioslabellinux,default-triggerdefault-stateenable-gpioshactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activede-activepixelclk-activehpd-gpiosdigitalddc-i2c-bus