Ð þíãf8Ûp(öÛ8Cvariscite,var-stk-om44variscite,var-som-om44ti,omap4460ti,omap4 +7Variscite VAR-STK-OM44chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@48350000Q/ocp/serial@4806a000Y/ocp/serial@4806c000a/ocp/serial@48020000i/ocp/serial@4806e000 q/connectorcpus+cpu@0arm,cortex-a9zcpu†—›¢cpu®“à¼W0£è ®`O€ ÀèÍßñ­­cpu@1arm,cortex-a9zcpu†—interrupt-controller@48241000arm,cortex-a9-gic#—H$H$ l2-cache-controller@48242000arm,pl310-cache—H$ 4Blocal-timer@48240600arm,cortex-a9-twd-timer›—H$  N  interrupt-controller@48281000ti,omap4-wugen-mpu#—H( socti,omap-inframpu ti,omap4-mpuYmpucdsp ti,omap3-c64Ydspiva ti,ivahdYivaocpti,omap4-l3-nocsimple-bus+hYl3_main_1l3_main_2l3_main_3—DD€ EN  l4@4a000000ti,omap4-l4-cfgsimple-bus+ hJcm1@4000 ti,omap4-cm1—@ clocks+extalt_clkin_cko fixed-clock|„DÀ<<pad_clks_src_cko fixed-clock|·pad_clks_ck@108oti,gate-clock›Œ—((pad_slimbus_core_clks_cko fixed-clock|·HHsecure_32k_clk_src_cko fixed-clock|€slimbus_src_clko fixed-clock|·slimbus_clk@108oti,gate-clock›Œ —))sys_32k_cko fixed-clock|€..virt_12000000_cko fixed-clock|·VVvirt_13000000_cko fixed-clock|Æ]@WWvirt_16800000_cko fixed-clock|YXXvirt_19200000_cko fixed-clock|$øYYvirt_26000000_cko fixed-clock|Œº€ZZvirt_27000000_cko fixed-clock|›üÀ[[virt_38400000_cko fixed-clock|Ið\\tie_low_clock_cko fixed-clock|``utmi_phy_clkout_cko fixed-clock|“‡OOxclk60mhsp1_cko fixed-clock|“‡KKxclk60mhsp2_cko fixed-clock|“‡MMxclk60motg_cko fixed-clock|“‡PPdpll_abe_ck@1e0oti,omap4-dpll-m4xen-clock› —àäìè  dpll_abe_x2_ck@1f0oti,omap4-dpll-x2-clock› —ð  dpll_abe_m2x2_ck@1f0oti,divider-clock› ™¤—ð¶Í  abe_24m_fclkofixed-factor-clock› äï$$abe_clk@108oti,divider-clock› ™—ùaess_fclk@528oti,divider-clock›Œ™—(""dpll_abe_m3x2_ck@1f4oti,divider-clock› ™¤—ô¶Ícore_hsd_byp_clk_mux_ck@12co ti,mux-clock›Œ—,dpll_core_ck@120oti,omap4-dpll-core-clock›— $,(dpll_core_x2_ckoti,omap4-dpll-x2-clock›dpll_core_m6x2_ck@140oti,divider-clock›™¤—@¶Í__dpll_core_m2_ck@130oti,divider-clock›™¤—0¶Íddrphy_ckofixed-factor-clock›äïdpll_core_m5x2_ck@13coti,divider-clock›™¤—<¶Ídiv_core_ck@100oti,divider-clock›—™  div_iva_hs_clk@1dcoti,divider-clock›™—Üùdiv_mpu_hs_clk@19coti,divider-clock›™—œùdpll_core_m4x2_ck@138oti,divider-clock›™¤—8¶Ídll_clk_div_ckofixed-factor-clock›äïdpll_abe_m2_ck@1f0oti,divider-clock› ™—ð¶##dpll_core_m3x2_gate_ck@134o ti,composite-no-wait-gate-clock›Œ—4dpll_core_m3x2_div_ck@134oti,composite-divider-clock›™—4¶dpll_core_m3x2_ckoti,composite-clock›ffdpll_core_m7x2_ck@144oti,divider-clock›™¤—D¶Í??iva_hsd_byp_clk_mux_ck@1aco ti,mux-clock›Œ—¬dpll_iva_ck@1a0oti,omap4-dpll-clock›— ¤¬¨7€üdpll_iva_x2_ckoti,omap4-dpll-x2-clock›dpll_iva_m4x2_ck@1b8oti,divider-clock›™¤—¸¶ÍÀ~dpll_iva_m5x2_ck@1bcoti,divider-clock›™¤—¼¶ÍÜ] dpll_mpu_ck@160oti,omap4-dpll-clock›—`dlhdpll_mpu_m2_ck@170oti,divider-clock›™¤—p¶Íper_hs_clk_div_ckofixed-factor-clock›äï//usb_hs_clk_div_ckofixed-factor-clock›äï55l3_div_ck@100oti,divider-clock› Œ™—!!l4_div_ck@100oti,divider-clock›!Œ™—RRlp_clk_div_ckofixed-factor-clock› äï]]mpu_periphclkofixed-factor-clock›äïocp_abe_iclk@528oti,divider-clock›"Œ—(4per_abe_24m_fclkofixed-factor-clock›#äïFFdmic_sync_mux_ck@538o ti,mux-clock ›$%&Œ—8''func_dmic_abe_gfclk@538o ti,mux-clock ›'()Œ—8mcasp_sync_mux_ck@540o ti,mux-clock ›$%&Œ—@**func_mcasp_abe_gfclk@540o ti,mux-clock ›*()Œ—@mcbsp1_sync_mux_ck@548o ti,mux-clock ›$%&Œ—H++func_mcbsp1_gfclk@548o ti,mux-clock ›+()Œ—Hmcbsp2_sync_mux_ck@550o ti,mux-clock ›$%&Œ—P,,func_mcbsp2_gfclk@550o ti,mux-clock ›,()Œ—Pmcbsp3_sync_mux_ck@558o ti,mux-clock ›$%&Œ—X--func_mcbsp3_gfclk@558o ti,mux-clock ›-()Œ—Xslimbus1_fclk_1@560oti,gate-clock›&Œ —`slimbus1_fclk_0@560oti,gate-clock›$Œ—`slimbus1_fclk_2@560oti,gate-clock›(Œ —`slimbus1_slimbus_clk@560oti,gate-clock›)Œ —`timer5_sync_mux@568o ti,mux-clock›%.Œ—htimer6_sync_mux@570o ti,mux-clock›%.Œ—ptimer7_sync_mux@578o ti,mux-clock›%.Œ—xtimer8_sync_mux@580o ti,mux-clock›%.Œ—€dummy_cko fixed-clock|clockdomainscm2@8000 ti,omap4-cm2—€0clocks+per_hsd_byp_clk_mux_ck@14co ti,mux-clock›/Œ—L00dpll_per_ck@140oti,omap4-dpll-clock›0—@DLH11dpll_per_m2_ck@150oti,divider-clock›1™—P¶99dpll_per_x2_ck@150oti,omap4-dpll-x2-clock›1—P22dpll_per_m2x2_ck@150oti,divider-clock›2™¤—P¶Í88dpll_per_m3x2_gate_ck@154o ti,composite-no-wait-gate-clock›2Œ—T33dpll_per_m3x2_div_ck@154oti,composite-divider-clock›2™—T¶44dpll_per_m3x2_ckoti,composite-clock›34ggdpll_per_m4x2_ck@158oti,divider-clock›2™¤—X¶Í::dpll_per_m5x2_ck@15coti,divider-clock›2™¤—\¶Í==dpll_per_m6x2_ck@160oti,divider-clock›2™¤—`¶Í77dpll_per_m7x2_ck@164oti,divider-clock›2™¤—d¶Í@@dpll_usb_ck@180oti,omap4-dpll-j-type-clock›5—€„Œˆ66dpll_usb_clkdcoldo_ck@1b4oti,fixed-factor-clock›6@¤—´MÍdpll_usb_m2_ck@190oti,divider-clock›6™¤—¶Í;;ducati_clk_mux_ck@100o ti,mux-clock› 7—func_12m_fclkofixed-factor-clock›8äïfunc_24m_clkofixed-factor-clock›9äï&&func_24mc_fclkofixed-factor-clock›8äïGGfunc_48m_fclk@108oti,divider-clock›8—4EEfunc_48mc_fclkofixed-factor-clock›8äï>>func_64m_fclk@108oti,divider-clock›:—4DDfunc_96m_fclk@108oti,divider-clock›8—4AAinit_60m_fclk@104oti,divider-clock›;—4JJper_abe_nc_fclk@108oti,divider-clock›#—™BBdss_sys_clk@1120oti,gate-clock›%Œ — ¥¥dss_tv_clk@1120oti,gate-clock›<Œ — ¤¤dss_dss_clk@1120oti,gate-clock›=Œ— [££dss_48mhz_clk@1120oti,gate-clock›>Œ — ¦¦fdif_fck@1028oti,divider-clock›:Œ™—(ùgpio2_dbclk@1460oti,gate-clock›.Œ—`gpio3_dbclk@1468oti,gate-clock›.Œ—hgpio4_dbclk@1470oti,gate-clock›.Œ—pgpio5_dbclk@1478oti,gate-clock›.Œ—xgpio6_dbclk@1480oti,gate-clock›.Œ—€sgx_clk_mux@1220o ti,mux-clock›?@Œ— hsi_fck@1338oti,divider-clock›8Œ™—8ùiss_ctrlclk@1020oti,gate-clock›AŒ— mcbsp4_sync_mux_ck@14e0o ti,mux-clock›ABŒ—àCCper_mcbsp4_gfclk@14e0o ti,mux-clock›C(Œ—àhsmmc1_fclk@1328o ti,mux-clock›DAŒ—(hsmmc2_fclk@1330o ti,mux-clock›DAŒ—0ocp2scp_usb_phy_phy_48m@13e0oti,gate-clock›EŒ—àsha2md5_fck@15c8oti,gate-clock›!Œ—Èslimbus2_fclk_1@1538oti,gate-clock›FŒ —8slimbus2_fclk_0@1538oti,gate-clock›GŒ—8slimbus2_slimbus_clk@1538oti,gate-clock›HŒ —8smartreflex_core_fck@638oti,gate-clock›IŒ—8smartreflex_iva_fck@630oti,gate-clock›IŒ—0smartreflex_mpu_fck@628oti,gate-clock›IŒ—(cm2_dm10_mux@1428o ti,mux-clock›.Œ—(cm2_dm11_mux@1430o ti,mux-clock›.Œ—0cm2_dm2_mux@1438o ti,mux-clock›.Œ—8cm2_dm3_mux@1440o ti,mux-clock›.Œ—@cm2_dm4_mux@1448o ti,mux-clock›.Œ—Hcm2_dm9_mux@1450o ti,mux-clock›.Œ—Pusb_host_fs_fck@13d0oti,gate-clock›>Œ—ÐSSutmi_p1_gfclk@1358o ti,mux-clock›JKŒ—XLLusb_host_hs_utmi_p1_clk@1358oti,gate-clock›LŒ—Xutmi_p2_gfclk@1358o ti,mux-clock›JMŒ—XNNusb_host_hs_utmi_p2_clk@1358oti,gate-clock›NŒ —Xusb_host_hs_utmi_p3_clk@1358oti,gate-clock›JŒ —Xusb_host_hs_hsic480m_p1_clk@1358oti,gate-clock›;Œ —Xusb_host_hs_hsic60m_p1_clk@1358oti,gate-clock›JŒ —Xusb_host_hs_hsic60m_p2_clk@1358oti,gate-clock›JŒ —Xusb_host_hs_hsic480m_p2_clk@1358oti,gate-clock›;Œ—Xusb_host_hs_func48mclk@1358oti,gate-clock›>Œ—Xusb_host_hs_fck@1358oti,gate-clock›JŒ—Xotg_60m_gfclk@1360o ti,mux-clock›OPŒ—`QQusb_otg_hs_xclk@1360oti,gate-clock›QŒ—`usb_otg_hs_ick@1360oti,gate-clock›!Œ—`usb_phy_cm_clk32k@640oti,gate-clock›.Œ—@ŸŸusb_tll_hs_usb_ch2_clk@1368oti,gate-clock›JŒ —husb_tll_hs_usb_ch0_clk@1368oti,gate-clock›JŒ—husb_tll_hs_usb_ch1_clk@1368oti,gate-clock›JŒ —husb_tll_hs_ick@1368oti,gate-clock›RŒ—hclockdomainsl3_init_clkdmti,clockdomain›6Sscm@2000ti,omap4-scm-coresimple-bus— + h scm_conf@0syscon—+scm@100000%ti,omap4-scm-padconf-coresimple-bus+ hpinmux@40 ti,omap4-padconfpinctrl-single—@–+n#}›ÿ¸defaultÆTpinmux_twl6040_pinsÐ\`ŠŠpinmux_mcpdm_pins(ÐÆÈÊÌÎœœpinmux_tsc2004_pinsÐPRpinmux_uart3_pins Ð……pinmux_hsusbb1_pins`Ђ „† ˆ Š Œ Ž  ’ ” – ˜ TTpinmux_hsusbb1_phy_rst_pinsÐL°°pinmux_i2c1_pinsÐâ䆆pinmux_i2c3_pinsÐê쎎pinmux_mmc1_pins0Т¤¦¨ª¬••pinmux_twl6030_pinsÐ^A‡‡pinmux_uart2_pins ÐØÚÜÞ„„pinmux_wl12xx_ctrl_pinsÐ"$&±±pinmux_mmc4_pins0З—pinmux_uart1_pins Ðüþæ胃pinmux_mcspi1_pins Ðòôöø’’pinmux_mcsasp_pinsиpinmux_dss_dpi_pinsàÐ"$&(*,.0246tvxz|~€‚„†ˆŠŒŽ’”pinmux_dss_hdmi_pinsÐZ\^§§pinmux_i2c4_pinsÐîð‘‘pinmux_mmc5_pins8ж  ššpinmux_gpio_led_pinsÐ>@²²pinmux_gpio_key_pinsÐb³³pinmux_ks8851_irq_pinsÐ<““pinmux_hdmi_hpd_pinsÐX ´´pinmux_backlight_pinsÐÖomap4_padconf_global@5a0sysconsimple-bus— p+ h pUUpbias_regulator@60ti,pbias-omap4ti,pbias-omap—`äUpbias_mmc_omap4ëpbias_mmc_omap4úw@-ÆÀ””l4@300000ti,omap4-l4-wkupsimple-bus+ h0counter@4000ti,omap-counter32k—@  Ycounter_32kprm@6000 ti,omap4-prm—`0 N clocks+sys_clkin_ck@110o ti,mux-clock›VWXYZ[\—¶abe_dpll_bypass_clk_mux_ck@108o ti,mux-clock›.Œ—  abe_dpll_refclk_mux_ck@10co ti,mux-clock›.—   dbgclk_mux_ckofixed-factor-clock›äïl4_wkup_clk_mux_ck@108o ti,mux-clock›]—IIsyc_clk_div_ck@100oti,divider-clock›—™%%gpio1_dbclk@1838oti,gate-clock›.Œ—8dmt1_clk_mux@1840o ti,mux-clock›.Œ—@usim_ck@1858oti,divider-clock›:Œ—X4^^usim_fclk@1858oti,gate-clock›^Œ—Xpmd_stm_clock_mux_ck@1a20o ti,mux-clock ›_`Œ— aapmd_trace_clk_mux_ck@1a20o ti,mux-clock ›_`Œ— bbstm_clk_div_ck@1a20oti,divider-clock›aŒ™@— ùtrace_clk_div_div_ck@1a20oti,divider-clock›bŒ— 4cctrace_clk_div_ckoti,clkdm-gate-clock›ceediv_ts_ck@1888oti,divider-clock›IŒ—ˆ 4 ddbandgap_ts_fclk@1888oti,gate-clock›dŒ—ˆclockdomainsemu_sys_clkdmti,clockdomain›escrm@a000ti,omap4-scrm—  clocks+auxclk0_src_gate_ck@310o ti,composite-no-wait-gate-clock›fŒ—hhauxclk0_src_mux_ck@310oti,composite-mux-clock ›fgŒ—iiauxclk0_src_ckoti,composite-clock›hijjauxclk0_ck@310oti,divider-clock›jŒ™—zzauxclk1_src_gate_ck@314o ti,composite-no-wait-gate-clock›fŒ—kkauxclk1_src_mux_ck@314oti,composite-mux-clock ›fgŒ—llauxclk1_src_ckoti,composite-clock›klmmauxclk1_ck@314oti,divider-clock›mŒ™—{{auxclk2_src_gate_ck@318o ti,composite-no-wait-gate-clock›fŒ—nnauxclk2_src_mux_ck@318oti,composite-mux-clock ›fgŒ—ooauxclk2_src_ckoti,composite-clock›noppauxclk2_ck@318oti,divider-clock›pŒ™—||auxclk3_src_gate_ck@31co ti,composite-no-wait-gate-clock›fŒ—qqauxclk3_src_mux_ck@31coti,composite-mux-clock ›fgŒ—rrauxclk3_src_ckoti,composite-clock›qrssauxclk3_ck@31coti,divider-clock›sŒ™—}}auxclk4_src_gate_ck@320o ti,composite-no-wait-gate-clock›fŒ— ttauxclk4_src_mux_ck@320oti,composite-mux-clock ›fgŒ— uuauxclk4_src_ckoti,composite-clock›tuvvauxclk4_ck@320oti,divider-clock›vŒ™— ~~auxclk5_src_gate_ck@324o ti,composite-no-wait-gate-clock›fŒ—$wwauxclk5_src_mux_ck@324oti,composite-mux-clock ›fgŒ—$xxauxclk5_src_ckoti,composite-clock›wxyyauxclk5_ck@324oti,divider-clock›yŒ™—$auxclkreq0_ck@210o ti,mux-clock›z{|}~Œ—auxclkreq1_ck@214o ti,mux-clock›z{|}~Œ—auxclkreq2_ck@218o ti,mux-clock›z{|}~Œ—auxclkreq3_ck@21co ti,mux-clock›z{|}~Œ—auxclkreq4_ck@220o ti,mux-clock›z{|}~Œ— auxclkreq5_ck@224o ti,mux-clock›z{|}~Œ—$clockdomainspinmux@1e040 ti,omap4-padconfpinctrl-single—à@8+n#}›ÿ¸defaultÆ€pinmux_hsusbb1_phy_clk_pinsЯ¯pinmux_hsusbb1_hub_rst_pinsЀ€pinmux_lan7500_rst_pinsÐpinmux_twl6030_wkup_pinsЈˆocmcram@40304000 mmio-sram—@0@ dma-controller@4a056000ti,omap4430-sdma—J`0N  *5 B‚‚gpio@4a310000ti,omap4-gpio—J1 NYgpio1Oaq#gpio@48055000ti,omap4-gpio—HP NYgpio2aq#™™gpio@48057000ti,omap4-gpio—Hp NYgpio3aq#ªªgpio@48059000ti,omap4-gpio—H N Ygpio4aq#gpio@4805b000ti,omap4-gpio—H° N!Ygpio5aq#gpio@4805d000ti,omap4-gpio—HÐ N"Ygpio6aq#‹‹elm@48078000ti,am3352-elm—H€ NYelm }disabledgpmc@50000000ti,omap4430-gpmc—P+ N„‚‰rxtx“ŸYgpmc±›!¢fck#aq }disabledserial@4806a000ti,omap4-uart—H  NHYuart1|Ül}okay¸defaultƃserial@4806c000ti,omap4-uart—HÀ NIYuart2|Ül}okay¸defaultÆ„serial@48020000ti,omap4-uart—H NJYuart3|Ül¸defaultÆ…}okayserial@4806e000ti,omap4-uart—Hà NFYuart4|Ül }disabledspinlock@4a0f6000ti,omap4-hwspinlock—J` YspinlockÄi2c@48070000 ti,omap4-i2c—H N8+Yi2c1¸defaultƆ}okay|€twl@48—H N ti,twl6030#¸defaultƇˆrtcti,twl4030-rtcN regulator-vaux1ti,twl6030-vaux1úB@-ÆÀregulator-vaux2ti,twl6030-vaux2úO€*¹€regulator-vaux3ti,twl6030-vaux3úB@-ÆÀregulator-vmmcti,twl6030-vmmcúO€-ÆÀ––regulator-vppti,twl6030-vppúw@&% regulator-vusimti,twl6030-vusimú-ÆÀ-ÆÀÒregulator-vdacti,twl6030-vdac¨¨regulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxioÒregulator-vusbti,twl6030-vusb‰‰regulator-v1v8ti,twl6030-v1v8ÒŒŒregulator-v2v1ti,twl6030-v2v1Òusb-comparatorti,twl6030-usbN æ‰pwmti,twl6030-pwmñpwmledti,twl6030-pwmledñgpadcti,twl6030-gpadcNütwl@4b ti,twl6040o—K¸defaultÆŠ Nw ‹Œ*6i2c@48072000 ti,omap4-i2c—H  N9+Yi2c2 }disabledi2c@48060000 ti,omap4-i2c—H N=+Yi2c3¸defaultÆŽ}okay|€tsc2004@48 ti,tsc2004—H¸defaultÆ N }disabledtmp105@49 ti,tmp105—Ieeprom@50microchip,24c32atmel,24c32—Pi2c@48350000 ti,omap4-i2c—H5 N>+Yi2c4}okay¸defaultÆ‘|€spi@48098000ti,omap4-mcspi—H € NA+Ymcspi1I@„‚#‚$‚%‚&‚'‚(‚)‚* ‰tx0rx0tx1rx1tx2rx2tx3rx3}okay¸defaultÆ’eth@0ks8851¸defaultÆ“Wn6— ‹N spi@4809a000ti,omap4-mcspi—H   NB+Ymcspi2I „‚+‚,‚-‚.‰tx0rx0tx1rx1 }disabledspi@480b8000ti,omap4-mcspi—H € N[+Ymcspi3I„‚‚‰tx0rx0 }disabledspi@480ba000ti,omap4-mcspi—H   N0+Ymcspi4I„‚F‚G‰tx0rx0 }disabledmmc@4809c000ti,omap4-hsmmc—H À NSYmmc1iv„‚=‚>‰txrx”¸defaultÆ•š–¦°}okaymmc@480b4000ti,omap4-hsmmc—H @ NVYmmc2v„‚/‚0‰txrx }disabledmmc@480ad000ti,omap4-hsmmc—H Ð N^Ymmc3v„‚M‚N‰txrx }disabledmmc@480d1000ti,omap4-hsmmc—H  N`Ymmc4v„‚9‚:‰txrx}okay¸defaultÆ—š˜³¦Á+wlcore@2 ti,wl1271— ™N ÔIðmmc@480d5000ti,omap4-hsmmc—H P N;Ymmc5v„‚;‚<‰txrx}okay¸defaultÆšš›¦ èmmu@4a066000ti,omap4-iommu—J` NYmmu_dspñmmu@55082000ti,omap4-iommu—U  NdYmmu_ipuñþwdt@4a314000ti,omap4-wdtti,omap3-wdt—J1@€ NP Ywd_timer2mcpdm@40132000ti,omap4-mcpdm—@ I mpudma NpYmcpdm„‚A‚B‰up_linkdn_link}okay¸defaultÆœ›¢pdmclk®®dmic@4012e000ti,omap4-dmic—@àIàmpudma NrYdmic„‚C‰up_link }disabledmcbsp@40122000ti,omap4-mcbsp—@ ÿI ÿmpudma Ncommon.€Ymcbsp1„‚!‚"‰txrx }disabledmcbsp@40124000ti,omap4-mcbsp—@@ÿI@ÿmpudma Ncommon.€Ymcbsp2„‚‚‰txrx }disabledmcbsp@40126000ti,omap4-mcbsp—@`ÿI`ÿmpudma Ncommon.€Ymcbsp3„‚‚‰txrx }disabledmcbsp@48096000ti,omap4-mcbsp—H `ÿmpu Ncommon.€Ymcbsp4„‚‚ ‰txrx }disabledkeypad@4a31c000ti,omap4-keypad—J1À€ NxmpuYkbd }disableddmm@4e000000 ti,omap4-dmm—N NqYdmmemif@4c000000 ti,emif-4d—L NnYemif1±=F]remif@4d000000 ti,emif-4d—M NoYemif2±=F]rocp2scp@4a0ad000ti,omap-ocp2scp—J Ð+hYocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2—J ЀX…ž›Ÿ¢wkupclk‘¡¡mailbox@4a0f4000ti,omap4-mailbox—J@ NYmailboxœ¨ºmbox_ipu Ì ×mbox_dsp Ì ×timer@4a318000ti,omap3430-timer—J1€€ N%Ytimer1âtimer@48032000ti,omap3430-timer—H € N&Ytimer2timer@48034000ti,omap4430-timer—H@€ N'Ytimer3timer@48036000ti,omap4430-timer—H`€ N(Ytimer4timer@40138000ti,omap4430-timer—@€€I€€ N)Ytimer5ñtimer@4013a000ti,omap4430-timer—@ €I € N*Ytimer6ñtimer@4013c000ti,omap4430-timer—@À€IÀ€ N+Ytimer7ñtimer@4013e000ti,omap4430-timer—@à€Ià€ N,Ytimer8þñtimer@4803e000ti,omap4430-timer—Hà€ N-Ytimer9þtimer@48086000ti,omap3430-timer—H`€ N.Ytimer10þtimer@48088000ti,omap4430-timer—H€€ N/Ytimer11þusbhstll@4a062000 ti,usbhs-tll—J  NN Yusb_tll_hsusbhshost@4a064000ti,usbhs-host—J@ Yusb_host_hs+h ›JKM3¢refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2  ehci-phyohci@4a064800ti,ohci-omap3—JH  NLehci@4a064c00 ti,ehci-omap—JL  NM control-phy@4a002300ti,control-phy-usb2—J#poweržžcontrol-phy@4a00233cti,control-phy-otghs—J#<otghs_control¢¢usb_otg_hs@4a0ab000ti,omap4-musb—J °ÿN\]mcdma Yusb_otg_hs¡¡ #usb2-phy-8@ …¢IX2aes@4b501000 ti,omap4-aesYaes1—KP  NU„‚o‚n‰txrxaes@4b701000 ti,omap4-aesYaes2—Kp  N@„‚r‚q‰txrxdes@480a5000 ti,omap4-desYdes—H P  NR„‚u‚t‰txrxsham@4b100000ti,omap4-shamYsham—K N3„‚w‰rxregulator-abb-mpu ti,abb-v2ëabb_mpu+^€›w2ˆ}okay—J0{ÐJ0`J"h'base-addressint-addressefuse-addressx˜£èO€èû1Èregulator-abb-iva ti,abb-v2ëabb_iva+^€›w2ˆ}okay—J0{ØJ0`J"h'base-addressint-addressefuse-addressx˜~ðe ²ø ûÿdss@58000000 ti,omap4-dss—X€}okay Ydss_core›£¢fck+hdispc@58001000ti,omap4-dispc—X N Ydss_dispc›£¢fckencoder@58002000ti,omap4-rfbi—X  }disabled Ydss_rfbi›£!¢fckickencoder@58003000ti,omap4-venc—X0 }disabled Ydss_venc›¤¢fckencoder@58004000 ti,omap4-dsi—X@XB@XC protophypll N5 }disabled Ydss_dsi1›£¥ ¢fcksys_clkencoder@58005000 ti,omap4-dsi—XPXR@XS protophypll NT }disabled Ydss_dsi2›£¥ ¢fcksys_clkencoder@58006000ti,omap4-hdmi —X`XbXcXdwppllphycore Ne}okay Ydss_hdmi›¦¥ ¢fcksys_clk„‚L ‰audio_tx¸defaultƧ¤¨portendpoint°©µµbandgap@4a002260—J"`J#,J#xti,omap4460-bandgap N~ ëªÀ««pmuarm,cortex-a9-pmuN67Ydebugssthermal-zonescpu_thermalÖúìèú« \ÿÿÛ«tripscpu_alert† #Ðpassive¬¬cpu_critèH#Ð criticalcooling-mapsmap0.¬ 3­ÿÿÿÿÿÿÿÿmemory@80000000zmemory—€@soundti,abe-twl6040 BVAR-SOM-OM44KIðX®aLlHeadset StereophoneHSOLHeadset StereophoneHSORAFMLLine InAFMRLine Inhsusb1_phyusb-nop-xceiv¸defaultƯ° }‹‰››} ¢main_clk|$ø  fixedregulator-vbatregulator-fixedëVBATú2Z 2Z Ò”››wl12xx_vmmc¸defaultƱregulator-fixedëvwl1271úw@w@ ™ ¦p6˜˜leds gpio-leds¸defaultƲled0·var:green:led0 ë‹  ½heartbeatled1·var:green:led1 ë‹ gpio-keys gpio-keys¸defaultƳ+user-key@184·user ë‹ÓÞconnectorhdmi-connector¸defaultÆ´·hdmia ì™portendpoint°µ©© compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3display0device_typenext-level-cacheregclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellslinux,phandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptsti,hwmodssramranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoassigned-clocksassigned-clock-ratesti,dividersti,clock-divti,clock-multti,set-rate-parent#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsstatusdmasdma-namesgpmc,num-csgpmc,num-waitpinsti,no-idle-on-init#hwlock-cellsregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highti,spi-num-csspi-max-frequencyti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthti,non-removablecap-power-off-cardref-clock-frequencycd-gpios#iommu-cellsti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertctrl-module#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmport1-modephysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdda-supplyremote-endpoint#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-deviceti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingreset-gpiosvcc-supplyregulator-boot-onstartup-delay-uslabellinux,default-triggerlinux,codewakeup-sourcehpd-gpios