u8( qBti,omap4-panda-esti,omap4-pandati,omap4460ti,omap4430ti,omap4 +7TI OMAP4 PandaBoard-ESchosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@48350000Q/ocp/serial@4806a000Y/ocp/serial@4806c000a/ocp/serial@48020000i/ocp/serial@4806e000 q/connector0 z/connector17/ocp/usbhshost@4a064000/ehci@4a064c00/hub@1/usbether@1cpus+cpu@0arm,cortex-a9cpucpuW0 `O cpu@1arm,cortex-a9cpuinterrupt-controller@48241000arm,cortex-a9-gic 5H$H$ l2-cache-controller@48242000arm,pl310-cacheH$ FTlocal-timer@48240600arm,cortex-a9-twd-timerH$  `  interrupt-controller@48281000ti,omap4-wugen-mpu 5H( socti,omap-inframpu ti,omap4-mpukmpuudsp ti,omap3-c64kdspiva ti,ivahdkivaocpti,omap4-l3-nocsimple-bus+zkl3_main_1l3_main_2l3_main_3DD E`  l4@4a000000ti,omap4-l4-cfgsimple-bus+ zJcm1@4000 ti,omap4-cm1@ clocks+extalt_clkin_ck fixed-clockD<<pad_clks_src_ck fixed-clockpad_clks_ck@108ti,gate-clock((pad_slimbus_core_clks_ck fixed-clockHHsecure_32k_clk_src_ck fixed-clockslimbus_src_clk fixed-clockslimbus_clk@108ti,gate-clock ))sys_32k_ck fixed-clock..virt_12000000_ck fixed-clockZZvirt_13000000_ck fixed-clock]@[[virt_16800000_ck fixed-clockY\\virt_19200000_ck fixed-clock$]]virt_26000000_ck fixed-clock^^virt_27000000_ck fixed-clock__virt_38400000_ck fixed-clockI``tie_low_clock_ck fixed-clockddutmi_phy_clkout_ck fixed-clockOOxclk60mhsp1_ck fixed-clockKKxclk60mhsp2_ck fixed-clockMMxclk60motg_ck fixed-clockPPdpll_abe_ck@1e0ti,omap4-dpll-m4xen-clock   dpll_abe_x2_ck@1f0ti,omap4-dpll-x2-clock   dpll_abe_m2x2_ck@1f0ti,divider-clock   abe_24m_fclkfixed-factor-clock $$abe_clk@108ti,divider-clock  aess_fclk@528ti,divider-clock(""dpll_abe_m3x2_ck@1f4ti,divider-clock core_hsd_byp_clk_mux_ck@12c ti,mux-clock,dpll_core_ck@120ti,omap4-dpll-core-clock $,(dpll_core_x2_ckti,omap4-dpll-x2-clockdpll_core_m6x2_ck@140ti,divider-clock@ccdpll_core_m2_ck@130ti,divider-clock0ddrphy_ckfixed-factor-clockdpll_core_m5x2_ck@13cti,divider-clock<div_core_ck@100ti,divider-clock  div_iva_hs_clk@1dcti,divider-clock div_mpu_hs_clk@19cti,divider-clock dpll_core_m4x2_ck@138ti,divider-clock8dll_clk_div_ckfixed-factor-clockdpll_abe_m2_ck@1f0ti,divider-clock ##dpll_core_m3x2_gate_ck@134 ti,composite-no-wait-gate-clock4dpll_core_m3x2_div_ck@134ti,composite-divider-clock4dpll_core_m3x2_ckti,composite-clockjjdpll_core_m7x2_ck@144ti,divider-clockD??iva_hsd_byp_clk_mux_ck@1ac ti,mux-clockdpll_iva_ck@1a0ti,omap4-dpll-clock!17dpll_iva_x2_ckti,omap4-dpll-x2-clockdpll_iva_m4x2_ck@1b8ti,divider-clock!1~dpll_iva_m5x2_ck@1bcti,divider-clock!1] dpll_mpu_ck@160ti,omap4-dpll-clock`dlhdpll_mpu_m2_ck@170ti,divider-clockpper_hs_clk_div_ckfixed-factor-clock//usb_hs_clk_div_ckfixed-factor-clock55l3_div_ck@100ti,divider-clock !!l4_div_ck@100ti,divider-clock!RRlp_clk_div_ckfixed-factor-clock aampu_periphclkfixed-factor-clockocp_abe_iclk@528ti,divider-clock"(Fper_abe_24m_fclkfixed-factor-clock#FFdmic_sync_mux_ck@538 ti,mux-clock $%&8''func_dmic_abe_gfclk@538 ti,mux-clock '()8mcasp_sync_mux_ck@540 ti,mux-clock $%&@**func_mcasp_abe_gfclk@540 ti,mux-clock *()@mcbsp1_sync_mux_ck@548 ti,mux-clock $%&H++func_mcbsp1_gfclk@548 ti,mux-clock +()Hmcbsp2_sync_mux_ck@550 ti,mux-clock $%&P,,func_mcbsp2_gfclk@550 ti,mux-clock ,()Pmcbsp3_sync_mux_ck@558 ti,mux-clock $%&X--func_mcbsp3_gfclk@558 ti,mux-clock -()Xslimbus1_fclk_1@560ti,gate-clock& `slimbus1_fclk_0@560ti,gate-clock$`slimbus1_fclk_2@560ti,gate-clock( `slimbus1_slimbus_clk@560ti,gate-clock) `timer5_sync_mux@568 ti,mux-clock%.htimer6_sync_mux@570 ti,mux-clock%.ptimer7_sync_mux@578 ti,mux-clock%.xtimer8_sync_mux@580 ti,mux-clock%.dummy_ck fixed-clockclockdomainscm2@8000 ti,omap4-cm20clocks+per_hsd_byp_clk_mux_ck@14c ti,mux-clock/L00dpll_per_ck@140ti,omap4-dpll-clock0@DLH11dpll_per_m2_ck@150ti,divider-clock1P99dpll_per_x2_ck@150ti,omap4-dpll-x2-clock1P22dpll_per_m2x2_ck@150ti,divider-clock2P88dpll_per_m3x2_gate_ck@154 ti,composite-no-wait-gate-clock2T33dpll_per_m3x2_div_ck@154ti,composite-divider-clock2T44dpll_per_m3x2_ckti,composite-clock34kkdpll_per_m4x2_ck@158ti,divider-clock2X::dpll_per_m5x2_ck@15cti,divider-clock2\==dpll_per_m6x2_ck@160ti,divider-clock2`77dpll_per_m7x2_ck@164ti,divider-clock2d@@dpll_usb_ck@180ti,omap4-dpll-j-type-clock566dpll_usb_clkdcoldo_ck@1b4ti,fixed-factor-clock6R_dpll_usb_m2_ck@190ti,divider-clock6;;ducati_clk_mux_ck@100 ti,mux-clock 7func_12m_fclkfixed-factor-clock8func_24m_clkfixed-factor-clock9&&func_24mc_fclkfixed-factor-clock8GGfunc_48m_fclk@108ti,divider-clock8FEEfunc_48mc_fclkfixed-factor-clock8>>func_64m_fclk@108ti,divider-clock:FDDfunc_96m_fclk@108ti,divider-clock8FAAinit_60m_fclk@104ti,divider-clock;FJJper_abe_nc_fclk@108ti,divider-clock#BBdss_sys_clk@1120ti,gate-clock%  dss_tv_clk@1120ti,gate-clock<  dss_dss_clk@1120ti,gate-clock= mdss_48mhz_clk@1120ti,gate-clock>  fdif_fck@1028ti,divider-clock:( gpio2_dbclk@1460ti,gate-clock.`gpio3_dbclk@1468ti,gate-clock.hgpio4_dbclk@1470ti,gate-clock.pgpio5_dbclk@1478ti,gate-clock.xgpio6_dbclk@1480ti,gate-clock.sgx_clk_mux@1220 ti,mux-clock?@ hsi_fck@1338ti,divider-clock88 iss_ctrlclk@1020ti,gate-clockA mcbsp4_sync_mux_ck@14e0 ti,mux-clockABCCper_mcbsp4_gfclk@14e0 ti,mux-clockC(hsmmc1_fclk@1328 ti,mux-clockDA(hsmmc2_fclk@1330 ti,mux-clockDA0ocp2scp_usb_phy_phy_48m@13e0ti,gate-clockEsha2md5_fck@15c8ti,gate-clock!slimbus2_fclk_1@1538ti,gate-clockF 8slimbus2_fclk_0@1538ti,gate-clockG8slimbus2_slimbus_clk@1538ti,gate-clockH 8smartreflex_core_fck@638ti,gate-clockI8smartreflex_iva_fck@630ti,gate-clockI0smartreflex_mpu_fck@628ti,gate-clockI(cm2_dm10_mux@1428 ti,mux-clock.(cm2_dm11_mux@1430 ti,mux-clock.0cm2_dm2_mux@1438 ti,mux-clock.8cm2_dm3_mux@1440 ti,mux-clock.@cm2_dm4_mux@1448 ti,mux-clock.Hcm2_dm9_mux@1450 ti,mux-clock.Pusb_host_fs_fck@13d0ti,gate-clock>SSutmi_p1_gfclk@1358 ti,mux-clockJKXLLusb_host_hs_utmi_p1_clk@1358ti,gate-clockLXutmi_p2_gfclk@1358 ti,mux-clockJMXNNusb_host_hs_utmi_p2_clk@1358ti,gate-clockN Xusb_host_hs_utmi_p3_clk@1358ti,gate-clockJ Xusb_host_hs_hsic480m_p1_clk@1358ti,gate-clock; Xusb_host_hs_hsic60m_p1_clk@1358ti,gate-clockJ Xusb_host_hs_hsic60m_p2_clk@1358ti,gate-clockJ Xusb_host_hs_hsic480m_p2_clk@1358ti,gate-clock;Xusb_host_hs_func48mclk@1358ti,gate-clock>Xusb_host_hs_fck@1358ti,gate-clockJXotg_60m_gfclk@1360 ti,mux-clockOP`QQusb_otg_hs_xclk@1360ti,gate-clockQ`usb_otg_hs_ick@1360ti,gate-clock!`usb_phy_cm_clk32k@640ti,gate-clock.@usb_tll_hs_usb_ch2_clk@1368ti,gate-clockJ husb_tll_hs_usb_ch0_clk@1368ti,gate-clockJhusb_tll_hs_usb_ch1_clk@1368ti,gate-clockJ husb_tll_hs_ick@1368ti,gate-clockRhclockdomainsl3_init_clkdmti,clockdomain6Sscm@2000ti,omap4-scm-coresimple-bus + z scm_conf@0syscon+scm@100000%ti,omap4-scm-padconf-coresimple-bus+ zpinmux@40 ti,omap4-padconfpinctrl-single@+5 defaultTUVWXpinmux_twl6040_pins`pinmux_mcpdm_pins(pinmux_mcbsp1_pins pinmux_dss_dpi_pins"$&(*,.0246tvxz|~TTpinmux_tfp410_pinsDUUpinmux_dss_hdmi_pinsZ\^VVpinmux_tpd12s015_pins"HX WWpinmux_hsusbb1_pins`           XXpinmux_i2c1_pinspinmux_i2c2_pinspinmux_i2c3_pinspinmux_i2c4_pinspinmux_wl12xx_gpio &,02pinmux_wl12xx_pins@8:  pinmux_twl6030_pins^Agpio_led_pmxomap4_padconf_global@5a0sysconsimple-busp+ zpYYpbias_regulator@60ti,pbias-omap4ti,pbias-omap`Ypbias_mmc_omap4pbias_mmc_omap4 w@$-l4@300000ti,omap4-l4-wkupsimple-bus+ z0counter@4000ti,omap-counter32k@  kcounter_32kprm@6000 ti,omap4-prm`0 ` clocks+sys_clkin_ck@110 ti,mux-clockZ[\]^_`abe_dpll_bypass_clk_mux_ck@108 ti,mux-clock.  abe_dpll_refclk_mux_ck@10c ti,mux-clock.   dbgclk_mux_ckfixed-factor-clockl4_wkup_clk_mux_ck@108 ti,mux-clockaIIsyc_clk_div_ck@100ti,divider-clock%%gpio1_dbclk@1838ti,gate-clock.8dmt1_clk_mux@1840 ti,mux-clock.@usim_ck@1858ti,divider-clock:XFbbusim_fclk@1858ti,gate-clockbXpmd_stm_clock_mux_ck@1a20 ti,mux-clock cd eepmd_trace_clk_mux_ck@1a20 ti,mux-clock cd ffstm_clk_div_ck@1a20ti,divider-clocke@  trace_clk_div_div_ck@1a20ti,divider-clockf Fggtrace_clk_div_ckti,clkdm-gate-clockgiidiv_ts_ck@1888ti,divider-clockI F hhbandgap_ts_fclk@1888ti,gate-clockhclockdomainsemu_sys_clkdmti,clockdomainiscrm@a000ti,omap4-scrm clocks+auxclk0_src_gate_ck@310 ti,composite-no-wait-gate-clockjllauxclk0_src_mux_ck@310ti,composite-mux-clock jkmmauxclk0_src_ckti,composite-clocklmnnauxclk0_ck@310ti,divider-clockn~~auxclk1_src_gate_ck@314 ti,composite-no-wait-gate-clockjooauxclk1_src_mux_ck@314ti,composite-mux-clock jkppauxclk1_src_ckti,composite-clockopqqauxclk1_ck@314ti,divider-clockqauxclk2_src_gate_ck@318 ti,composite-no-wait-gate-clockjrrauxclk2_src_mux_ck@318ti,composite-mux-clock jkssauxclk2_src_ckti,composite-clockrsttauxclk2_ck@318ti,divider-clocktauxclk3_src_gate_ck@31c ti,composite-no-wait-gate-clockjuuauxclk3_src_mux_ck@31cti,composite-mux-clock jkvvauxclk3_src_ckti,composite-clockuvwwauxclk3_ck@31cti,divider-clockwauxclk4_src_gate_ck@320 ti,composite-no-wait-gate-clockj xxauxclk4_src_mux_ck@320ti,composite-mux-clock jk yyauxclk4_src_ckti,composite-clockxyzzauxclk4_ck@320ti,divider-clockz auxclk5_src_gate_ck@324 ti,composite-no-wait-gate-clockj${{auxclk5_src_mux_ck@324ti,composite-mux-clock jk$||auxclk5_src_ckti,composite-clock{|}}auxclk5_ck@324ti,divider-clock}$auxclkreq0_ck@210 ti,mux-clock~auxclkreq1_ck@214 ti,mux-clock~auxclkreq2_ck@218 ti,mux-clock~auxclkreq3_ck@21c ti,mux-clock~auxclkreq4_ck@220 ti,mux-clock~ auxclkreq5_ck@224 ti,mux-clock~$clockdomainspinmux@1e040 ti,omap4-padconfpinctrl-single@8+5 pinmux_leds_wkpinspinmux_twl6030_wkup_pinsocmcram@40304000 mmio-sram@0@dma-controller@4a056000ti,omap4430-sdmaJ`0`  <G Tgpio@4a310000ti,omap4-gpioJ1 `kgpio1as 5gpio@48055000ti,omap4-gpioHP `kgpio2s 5gpio@48057000ti,omap4-gpioHp `kgpio3s 5gpio@48059000ti,omap4-gpioH ` kgpio4s 5gpio@4805b000ti,omap4-gpioH `!kgpio5s 5gpio@4805d000ti,omap4-gpioH `"kgpio6s 5elm@48078000ti,am3352-elmH `kelm disabledgpmc@50000000ti,omap4430-gpmcP+ `rxtxkgpmc!fck 5sserial@4806a000ti,omap4-uartH `Hkuart1lserial@4806c000ti,omap4-uartH `Ikuart2lIserial@48020000ti,omap4-uartH `Jkuart3lJserial@4806e000ti,omap4-uartH `Fkuart4lFspinlock@4a0f6000ti,omap4-hwspinlockJ` kspinlocki2c@48070000 ti,omap4-i2cH `8+ki2c1defaulttwl@48H ` ti,twl6030 5defaultrtcti,twl4030-rtc` regulator-vaux1ti,twl6030-vaux1 B@$-regulator-vaux2ti,twl6030-vaux2 O$*regulator-vaux3ti,twl6030-vaux3 B@$-regulator-vmmcti,twl6030-vmmc O$-regulator-vppti,twl6030-vpp w@$&%regulator-vusimti,twl6030-vusim O$,@ regulator-vdacti,twl6030-vdacregulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxio regulator-vusbti,twl6030-vusbregulator-v1v8ti,twl6030-v1v8 regulator-v2v1ti,twl6030-v2v1 usb-comparatorti,twl6030-usb`  pwmti,twl6030-pwm+pwmledti,twl6030-pwmled+gpadcti,twl6030-gpadc`6twl@4b ti,twl6040Kdefault `w HYdpi2c@48072000 ti,omap4-i2cH  `9+ki2c2defaulti2c@48060000 ti,omap4-i2cH `=+ki2c3defaulteeprom@50 ti,eepromPi2c@48350000 ti,omap4-i2cH5 `>+ki2c4defaultspi@48098000ti,omap4-mcspiH  `A+kmcspi1@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiH  `B+kmcspi2 +,-.tx0rx0tx1rx1spi@480b8000ti,omap4-mcspiH  `[+kmcspi3tx0rx0spi@480ba000ti,omap4-mcspiH  `0+kmcspi4FGtx0rx0mmc@4809c000ti,omap4-hsmmcH  `Skmmc1=>txrxmmc@480b4000ti,omap4-hsmmcH @ `Vkmmc2/0txrx disabledmmc@480ad000ti,omap4-hsmmcH  `^kmmc3MNtxrx disabledmmc@480d1000ti,omap4-hsmmcH  ``kmmc49:txrx disabledmmc@480d5000ti,omap4-hsmmcH P `;kmmc5;<txrxdefault;+wlcore@2 ti,wl1271 `Immu@4a066000ti,omap4-iommuJ` `kmmu_dsp mmu@55082000ti,omap4-iommuU  `dkmmu_ipu wdt@4a314000ti,omap4-wdtti,omap3-wdtJ1@ `P kwd_timer2mcpdm@40132000ti,omap4-mcpdm@ I 0mpudma `pkmcpdmABup_linkdn_linkokaydefaultpdmclkdmic@4012e000ti,omap4-dmic@I0mpudma `rkdmicCup_link disabledmcbsp@40122000ti,omap4-mcbsp@ I 0mpudma `:commonJkmcbsp1!"txrxokaydefaultmcbsp@40124000ti,omap4-mcbsp@@I@0mpudma `:commonJkmcbsp2txrx disabledmcbsp@40126000ti,omap4-mcbsp@`I`0mpudma `:commonJkmcbsp3txrx disabledmcbsp@48096000ti,omap4-mcbspH `0mpu `:commonJkmcbsp4 txrx disabledkeypad@4a31c000ti,omap4-keypadJ1 `x0mpukkbddmm@4e000000 ti,omap4-dmmN `qkdmmemif@4c000000 ti,emif-4dL `nkemif1Ybyemif@4d000000 ti,emif-4dM `okemif2Ybyocp2scp@4a0ad000ti,omap-ocp2scpJ +zkocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2J ЀXwkupclkmailbox@4a0f4000ti,omap4-mailboxJ@ `kmailboxmbox_ipu   mbox_dsp   timer@4a318000ti,omap3430-timerJ1 `%ktimer1timer@48032000ti,omap3430-timerH  `&ktimer2timer@48034000ti,omap4430-timerH@ `'ktimer3timer@48036000ti,omap4430-timerH` `(ktimer4timer@40138000ti,omap4430-timer@I `)ktimer5$timer@4013a000ti,omap4430-timer@I `*ktimer6$timer@4013c000ti,omap4430-timer@I `+ktimer7$timer@4013e000ti,omap4430-timer@I `,ktimer81$timer@4803e000ti,omap4430-timerH `-ktimer91timer@48086000ti,omap3430-timerH` `.ktimer101timer@48088000ti,omap4430-timerH `/ktimer111usbhstll@4a062000 ti,usbhs-tllJ  `N kusb_tll_hsusbhshost@4a064000ti,usbhs-hostJ@ kusb_host_hs+z JKM3refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 >ehci-phyohci@4a064800ti,ohci-omap3JH  `Lehci@4a064c00 ti,ehci-omapJL  `MI+hub@1 usb424,9514+usbether@1 usb424,ec00control-phy@4a002300ti,control-phy-usb2J#0powercontrol-phy@4a00233cti,control-phy-otghsJ#<0otghs_controlusb_otg_hs@4a0ab000ti,omap4-musbJ `\]:mcdma kusb_otg_hsNI Vusb2-phy`ks |D2aes@4b501000 ti,omap4-aeskaes1KP `Uontxrxaes@4b701000 ti,omap4-aeskaes2Kp `@rqtxrxdes@480a5000 ti,omap4-deskdesH P `Ruttxrxsham@4b100000ti,omap4-shamkshamK `3wrxregulator-abb-mpu ti,abb-v2abb_mpu+2okayJ0{J0`J"h'0base-addressint-addressefuse-addressxO1regulator-abb-iva ti,abb-v2abb_iva+2okayJ0{J0`J"h'0base-addressint-addressefuse-addressx~e  dss@58000000 ti,omap4-dssXok kdss_corefck+zdispc@58001000ti,omap4-dispcX ` kdss_dispcfckencoder@58002000ti,omap4-rfbiX  disabled kdss_rfbi!fckickencoder@58003000ti,omap4-vencX0 disabled kdss_vencfckencoder@58004000 ti,omap4-dsiX@XB@XC 0protophypll `5 disabled kdss_dsi1 fcksys_clkencoder@58005000 ti,omap4-dsiXPXR@XS 0protophypll `Tok kdss_dsi2 fcksys_clkencoder@58006000ti,omap4-hdmi X`XbXcXd0wppllphycore `eok kdss_hdmi fcksys_clkL audio_txportendpointportendpointbandgap@4a002260J"`J#,J#xti,omap4460-bandgap `~  pmuarm,cortex-a9-pmu`67kdebugssthermal-zonescpu_thermal%;IY\۫tripscpu_alertfrpassivecpu_critfHr criticalcooling-mapsmap0} lpddr2#Elpida,ECB240ABACNjedec,lpddr2-s4  (lpddr2-timings@0jedec,lpddr2-timings5>ׄGRMFPR:V_'dLiLmLr:y|P_~@B@pplpddr2-timings@1jedec,lpddr2-timings5> GRMFPR:V_'d'iLmLr:y|P_~@B@ppmemory@80000000memory@leds gpio-ledsdefaultheartbeatpandaboard::status1   heartbeatmmcpandaboard::status2  mmc0soundti,abe-twl6040 PandaBoardESI Headset StereophoneHSOLHeadset StereophoneHSORExt SpkHFLExt SpkHFRLine OutAUXLLine OutAUXRAFMLLine InAFMRLine Inhsusb1_power_regregulator-fixed hsusb1_vbus 2Z$2Z T pp  $hsusb1_phyusb-nop-xceiv 6 B main_clk$wl12xx_vmmcdefaultregulator-fixedvwl1271 w@$w@ T  ppencoder0 ti,tfp410 Mports+port@0endpointport@1endpointconnector0dvi-connectordvi ] eportendpointencoder1 ti,tpd12s015$  ports+port@0endpointport@1endpointconnector1hdmi-connectorhdmiaportendpoint compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3display0display1ethernetdevice_typenext-level-cacheregclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellslinux,phandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptsti,hwmodssramranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoassigned-clocksassigned-clock-ratesti,dividersti,clock-divti,clock-multti,set-rate-parent#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsti,no-reset-on-initstatusdmasdma-namesgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initinterrupts-extended#hwlock-cellsregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highti,spi-num-csti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthnon-removablecap-power-off-cardref-clock-frequency#iommu-cellsti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertcs1-useddevice-handlectrl-module#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmport1-modephysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdd-supplyvdda-supplyremote-endpointdata-linesgpios#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicedensityio-widthtRPab-min-tcktRCD-min-tcktWR-min-tcktRASmin-min-tcktRRD-min-tcktWTR-min-tcktXP-min-tcktRTP-min-tcktCKE-min-tcktCKESR-min-tcktFAW-min-tckmin-freqmax-freqtRPabtRCDtWRtRAS-mintRRDtWTRtXPtRTPtCKESRtDQSCK-maxtFAWtZQCStZQCLtZQinittRAS-max-nstDQSCK-max-deratedlabellinux,default-triggerti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingstartup-delay-usregulator-boot-onreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-bus