Ð þíÌG8Åd(ãÅ,&amazon,omap4-kc1ti,omap4430ti,omap4 +&7Amazon Kindle Fire (first generation)chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/i2c@48350000Q/ocp/serial@4806a000Y/ocp/serial@4806c000a/ocp/serial@48020000i/ocp/serial@4806e000cpus+cpu@0arm,cortex-a9qcpu}Ž’™cpu¥“à ³“à£è 'ÀO€ 5èa€ûÄÖè÷–ý–cpu@1arm,cortex-a9qcpu}Žinterrupt-controller@48241000arm,cortex-a9-gicŽH$H$ ÷ýl2-cache-controller@48242000arm,pl310-cacheŽH$ +9÷ýlocal-timer@48240600arm,cortex-a9-twd-timer’ŽH$  E  interrupt-controller@48281000ti,omap4-wugen-mpuŽH( ÷ýsocti,omap-inframpu ti,omap4-mpuPmpuZdsp ti,omap3-c64Pdspiva ti,ivahdPivaocpti,omap4-l3-nocsimple-bus+_Pl3_main_1l3_main_2l3_main_3ŽDD€ EE  l4@4a000000ti,omap4-l4-cfgsimple-bus+ _Jcm1@4000 ti,omap4-cm1Ž@ clocks+extalt_clkin_ckf fixed-clocks„DÀ÷<ý<pad_clks_src_ckf fixed-clocks·÷ýpad_clks_ck@108fti,gate-clock’ƒŽ÷(ý(pad_slimbus_core_clks_ckf fixed-clocks·÷HýHsecure_32k_clk_src_ckf fixed-clocks€slimbus_src_clkf fixed-clocks·÷ýslimbus_clk@108fti,gate-clock’ƒ Ž÷)ý)sys_32k_ckf fixed-clocks€÷.ý.virt_12000000_ckf fixed-clocks·÷UýUvirt_13000000_ckf fixed-clocksÆ]@÷VýVvirt_16800000_ckf fixed-clocksY÷WýWvirt_19200000_ckf fixed-clocks$ø÷XýXvirt_26000000_ckf fixed-clocksŒº€÷YýYvirt_27000000_ckf fixed-clocks›üÀ÷ZýZvirt_38400000_ckf fixed-clocksIð÷[ý[tie_low_clock_ckf fixed-clocks÷_ý_utmi_phy_clkout_ckf fixed-clocks“‡÷OýOxclk60mhsp1_ckf fixed-clocks“‡÷KýKxclk60mhsp2_ckf fixed-clocks“‡÷MýMxclk60motg_ckf fixed-clocks“‡÷PýPdpll_abe_ck@1e0fti,omap4-dpll-m4xen-clock’ Žàäìè÷ ý dpll_abe_x2_ck@1f0fti,omap4-dpll-x2-clock’ Žð÷ ý dpll_abe_m2x2_ck@1f0fti,divider-clock’ ›Žð­Ä÷ ý abe_24m_fclkffixed-factor-clock’ Ûæ÷$ý$abe_clk@108fti,divider-clock’ Žð÷ýaess_fclk@528fti,divider-clock’ƒŽ(÷"ý"dpll_abe_m3x2_ck@1f4fti,divider-clock’ ›Žô­Ä÷ýcore_hsd_byp_clk_mux_ck@12cf ti,mux-clock’ƒŽ,÷ýdpll_core_ck@120fti,omap4-dpll-core-clock’Ž $,(÷ýdpll_core_x2_ckfti,omap4-dpll-x2-clock’÷ýdpll_core_m6x2_ck@140fti,divider-clock’›Ž@­Ä÷^ý^dpll_core_m2_ck@130fti,divider-clock’›Ž0­Ä÷ýddrphy_ckffixed-factor-clock’Ûædpll_core_m5x2_ck@13cfti,divider-clock’›Ž<­Ä÷ýdiv_core_ck@100fti,divider-clock’Ž÷ ý div_iva_hs_clk@1dcfti,divider-clock’ŽÜð÷ýdiv_mpu_hs_clk@19cfti,divider-clock’Žœð÷ýdpll_core_m4x2_ck@138fti,divider-clock’›Ž8­Ä÷ýdll_clk_div_ckffixed-factor-clock’Ûædpll_abe_m2_ck@1f0fti,divider-clock’ Žð­÷#ý#dpll_core_m3x2_gate_ck@134f ti,composite-no-wait-gate-clock’ƒŽ4÷ýdpll_core_m3x2_div_ck@134fti,composite-divider-clock’Ž4­÷ýdpll_core_m3x2_ckfti,composite-clock’÷dýddpll_core_m7x2_ck@144fti,divider-clock’›ŽD­Ä÷?ý?iva_hsd_byp_clk_mux_ck@1acf ti,mux-clock’ƒŽ¬÷ýdpll_iva_ck@1a0fti,omap4-dpll-clock’Ž ¤¬¨7€ü÷ýdpll_iva_x2_ckfti,omap4-dpll-x2-clock’÷ýdpll_iva_m4x2_ck@1b8fti,divider-clock’›Ž¸­ÄÀ~÷ýdpll_iva_m5x2_ck@1bcfti,divider-clock’›Ž¼­ÄÜ] ÷ýdpll_mpu_ck@160fti,omap4-dpll-clock’Ž`dlh÷ýdpll_mpu_m2_ck@170fti,divider-clock’›Žp­Äper_hs_clk_div_ckffixed-factor-clock’Ûæ÷/ý/usb_hs_clk_div_ckffixed-factor-clock’Ûæ÷5ý5l3_div_ck@100fti,divider-clock’ ƒŽ÷!ý!l4_div_ck@100fti,divider-clock’!ƒŽ÷RýRlp_clk_div_ckffixed-factor-clock’ Ûæ÷\ý\mpu_periphclkffixed-factor-clock’Ûæ÷ýocp_abe_iclk@528fti,divider-clock’"ƒŽ(+per_abe_24m_fclkffixed-factor-clock’#Ûæ÷FýFdmic_sync_mux_ck@538f ti,mux-clock ’$%&ƒŽ8÷'ý'func_dmic_abe_gfclk@538f ti,mux-clock ’'()ƒŽ8mcasp_sync_mux_ck@540f ti,mux-clock ’$%&ƒŽ@÷*ý*func_mcasp_abe_gfclk@540f ti,mux-clock ’*()ƒŽ@mcbsp1_sync_mux_ck@548f ti,mux-clock ’$%&ƒŽH÷+ý+func_mcbsp1_gfclk@548f ti,mux-clock ’+()ƒŽHmcbsp2_sync_mux_ck@550f ti,mux-clock ’$%&ƒŽP÷,ý,func_mcbsp2_gfclk@550f ti,mux-clock ’,()ƒŽPmcbsp3_sync_mux_ck@558f ti,mux-clock ’$%&ƒŽX÷-ý-func_mcbsp3_gfclk@558f ti,mux-clock ’-()ƒŽXslimbus1_fclk_1@560fti,gate-clock’&ƒ Ž`slimbus1_fclk_0@560fti,gate-clock’$ƒŽ`slimbus1_fclk_2@560fti,gate-clock’(ƒ Ž`slimbus1_slimbus_clk@560fti,gate-clock’)ƒ Ž`timer5_sync_mux@568f ti,mux-clock’%.ƒŽhtimer6_sync_mux@570f ti,mux-clock’%.ƒŽptimer7_sync_mux@578f ti,mux-clock’%.ƒŽxtimer8_sync_mux@580f ti,mux-clock’%.ƒŽ€dummy_ckf fixed-clocksclockdomainscm2@8000 ti,omap4-cm2Ž€0clocks+per_hsd_byp_clk_mux_ck@14cf ti,mux-clock’/ƒŽL÷0ý0dpll_per_ck@140fti,omap4-dpll-clock’0Ž@DLH÷1ý1dpll_per_m2_ck@150fti,divider-clock’1ŽP­÷9ý9dpll_per_x2_ck@150fti,omap4-dpll-x2-clock’1ŽP÷2ý2dpll_per_m2x2_ck@150fti,divider-clock’2›ŽP­Ä÷8ý8dpll_per_m3x2_gate_ck@154f ti,composite-no-wait-gate-clock’2ƒŽT÷3ý3dpll_per_m3x2_div_ck@154fti,composite-divider-clock’2ŽT­÷4ý4dpll_per_m3x2_ckfti,composite-clock’34÷eýedpll_per_m4x2_ck@158fti,divider-clock’2›ŽX­Ä÷:ý:dpll_per_m5x2_ck@15cfti,divider-clock’2›Ž\­Ä÷=ý=dpll_per_m6x2_ck@160fti,divider-clock’2›Ž`­Ä÷7ý7dpll_per_m7x2_ck@164fti,divider-clock’2›Žd­Ä÷@ý@dpll_usb_ck@180fti,omap4-dpll-j-type-clock’5Ž€„Œˆ÷6ý6dpll_usb_clkdcoldo_ck@1b4fti,fixed-factor-clock’67›Ž´DÄdpll_usb_m2_ck@190fti,divider-clock’6›Ž­Ä÷;ý;ducati_clk_mux_ck@100f ti,mux-clock’ 7Žfunc_12m_fclkffixed-factor-clock’8Ûæfunc_24m_clkffixed-factor-clock’9Ûæ÷&ý&func_24mc_fclkffixed-factor-clock’8Ûæ÷GýGfunc_48m_fclk@108fti,divider-clock’8Ž+÷EýEfunc_48mc_fclkffixed-factor-clock’8Ûæ÷>ý>func_64m_fclk@108fti,divider-clock’:Ž+÷DýDfunc_96m_fclk@108fti,divider-clock’8Ž+÷AýAinit_60m_fclk@104fti,divider-clock’;Ž+÷JýJper_abe_nc_fclk@108fti,divider-clock’#Ž÷BýBdss_sys_clk@1120fti,gate-clock’%ƒ Ž ÷’ý’dss_tv_clk@1120fti,gate-clock’<ƒ Ž ÷‘ý‘dss_dss_clk@1120fti,gate-clock’=ƒŽ R÷ýdss_48mhz_clk@1120fti,gate-clock’>ƒ Ž ÷“ý“fdif_fck@1028fti,divider-clock’:ƒŽ(ðgpio2_dbclk@1460fti,gate-clock’.ƒŽ`gpio3_dbclk@1468fti,gate-clock’.ƒŽhgpio4_dbclk@1470fti,gate-clock’.ƒŽpgpio5_dbclk@1478fti,gate-clock’.ƒŽxgpio6_dbclk@1480fti,gate-clock’.ƒŽ€sgx_clk_mux@1220f ti,mux-clock’?@ƒŽ hsi_fck@1338fti,divider-clock’8ƒŽ8ðiss_ctrlclk@1020fti,gate-clock’AƒŽ mcbsp4_sync_mux_ck@14e0f ti,mux-clock’ABƒŽà÷CýCper_mcbsp4_gfclk@14e0f ti,mux-clock’C(ƒŽàhsmmc1_fclk@1328f ti,mux-clock’DAƒŽ(hsmmc2_fclk@1330f ti,mux-clock’DAƒŽ0ocp2scp_usb_phy_phy_48m@13e0fti,gate-clock’EƒŽàsha2md5_fck@15c8fti,gate-clock’!ƒŽÈslimbus2_fclk_1@1538fti,gate-clock’Fƒ Ž8slimbus2_fclk_0@1538fti,gate-clock’GƒŽ8slimbus2_slimbus_clk@1538fti,gate-clock’Hƒ Ž8smartreflex_core_fck@638fti,gate-clock’IƒŽ8smartreflex_iva_fck@630fti,gate-clock’IƒŽ0smartreflex_mpu_fck@628fti,gate-clock’IƒŽ(cm2_dm10_mux@1428f ti,mux-clock’.ƒŽ(cm2_dm11_mux@1430f ti,mux-clock’.ƒŽ0cm2_dm2_mux@1438f ti,mux-clock’.ƒŽ8cm2_dm3_mux@1440f ti,mux-clock’.ƒŽ@cm2_dm4_mux@1448f ti,mux-clock’.ƒŽHcm2_dm9_mux@1450f ti,mux-clock’.ƒŽPusb_host_fs_fck@13d0fti,gate-clock’>ƒŽÐ÷SýSutmi_p1_gfclk@1358f ti,mux-clock’JKƒŽX÷LýLusb_host_hs_utmi_p1_clk@1358fti,gate-clock’LƒŽXutmi_p2_gfclk@1358f ti,mux-clock’JMƒŽX÷NýNusb_host_hs_utmi_p2_clk@1358fti,gate-clock’Nƒ ŽXusb_host_hs_utmi_p3_clk@1358fti,gate-clock’Jƒ ŽXusb_host_hs_hsic480m_p1_clk@1358fti,gate-clock’;ƒ ŽXusb_host_hs_hsic60m_p1_clk@1358fti,gate-clock’Jƒ ŽXusb_host_hs_hsic60m_p2_clk@1358fti,gate-clock’Jƒ ŽXusb_host_hs_hsic480m_p2_clk@1358fti,gate-clock’;ƒŽXusb_host_hs_func48mclk@1358fti,gate-clock’>ƒŽXusb_host_hs_fck@1358fti,gate-clock’JƒŽXotg_60m_gfclk@1360f ti,mux-clock’OPƒŽ`÷QýQusb_otg_hs_xclk@1360fti,gate-clock’QƒŽ`usb_otg_hs_ick@1360fti,gate-clock’!ƒŽ`usb_phy_cm_clk32k@640fti,gate-clock’.ƒŽ@÷ŒýŒusb_tll_hs_usb_ch2_clk@1368fti,gate-clock’Jƒ Žhusb_tll_hs_usb_ch0_clk@1368fti,gate-clock’JƒŽhusb_tll_hs_usb_ch1_clk@1368fti,gate-clock’Jƒ Žhusb_tll_hs_ick@1368fti,gate-clock’RƒŽhclockdomainsl3_init_clkdmti,clockdomain’6Sscm@2000ti,omap4-scm-coresimple-busŽ + _ scm_conf@0sysconŽ+scm@100000%ti,omap4-scm-padconf-coresimple-bus+ _pinmux@40 ti,omap4-padconfpinctrl-singleŽ@–+et’ÿ¯default÷€ý€pinmux_uart3_pins½÷ýpinmux_i2c1_pins½âä÷ýpinmux_i2c2_pins½æè÷…ý…pinmux_i2c3_pins½êì÷†ý†pinmux_i2c4_pins½îð÷‡ý‡pinmux_mmc2_pinsP½  BD÷‰ý‰pinmux_usb_otg_hs_pins½TVX÷ýpinmux_twl6030_pins½^A÷‚ý‚omap4_padconf_global@5a0sysconsimple-busŽ p+ _ p÷TýTpbias_regulator@60ti,pbias-omap4ti,pbias-omapŽ`ÑTpbias_mmc_omap4Øpbias_mmc_omap4çw@ÿ-ÆÀ÷ˆýˆl4@300000ti,omap4-l4-wkupsimple-bus+ _0counter@4000ti,omap-counter32kŽ@  Pcounter_32kprm@6000 ti,omap4-prmŽ`0 E clocks+sys_clkin_ck@110f ti,mux-clock’UVWXYZ[Ž­÷ýabe_dpll_bypass_clk_mux_ck@108f ti,mux-clock’.ƒŽ÷ ý abe_dpll_refclk_mux_ck@10cf ti,mux-clock’.Ž ÷ ý dbgclk_mux_ckffixed-factor-clock’Ûæl4_wkup_clk_mux_ck@108f ti,mux-clock’\Ž÷IýIsyc_clk_div_ck@100fti,divider-clock’Ž÷%ý%gpio1_dbclk@1838fti,gate-clock’.ƒŽ8dmt1_clk_mux@1840f ti,mux-clock’.ƒŽ@usim_ck@1858fti,divider-clock’:ƒŽX+÷]ý]usim_fclk@1858fti,gate-clock’]ƒŽXpmd_stm_clock_mux_ck@1a20f ti,mux-clock ’^_ƒŽ ÷`ý`pmd_trace_clk_mux_ck@1a20f ti,mux-clock ’^_ƒŽ ÷aýastm_clk_div_ck@1a20fti,divider-clock’`ƒ@Ž ðtrace_clk_div_div_ck@1a20fti,divider-clock’aƒŽ +÷býbtrace_clk_div_ckfti,clkdm-gate-clock’b÷cýcbandgap_fclk@1888fti,gate-clock’.ƒŽˆclockdomainsemu_sys_clkdmti,clockdomain’cscrm@a000ti,omap4-scrmŽ  clocks+auxclk0_src_gate_ck@310f ti,composite-no-wait-gate-clock’dƒŽ÷fýfauxclk0_src_mux_ck@310fti,composite-mux-clock ’deƒŽ÷gýgauxclk0_src_ckfti,composite-clock’fg÷hýhauxclk0_ck@310fti,divider-clock’hƒŽ÷xýxauxclk1_src_gate_ck@314f ti,composite-no-wait-gate-clock’dƒŽ÷iýiauxclk1_src_mux_ck@314fti,composite-mux-clock ’deƒŽ÷jýjauxclk1_src_ckfti,composite-clock’ij÷kýkauxclk1_ck@314fti,divider-clock’kƒŽ÷yýyauxclk2_src_gate_ck@318f ti,composite-no-wait-gate-clock’dƒŽ÷lýlauxclk2_src_mux_ck@318fti,composite-mux-clock ’deƒŽ÷mýmauxclk2_src_ckfti,composite-clock’lm÷nýnauxclk2_ck@318fti,divider-clock’nƒŽ÷zýzauxclk3_src_gate_ck@31cf ti,composite-no-wait-gate-clock’dƒŽ÷oýoauxclk3_src_mux_ck@31cfti,composite-mux-clock ’deƒŽ÷pýpauxclk3_src_ckfti,composite-clock’op÷qýqauxclk3_ck@31cfti,divider-clock’qƒŽ÷{ý{auxclk4_src_gate_ck@320f ti,composite-no-wait-gate-clock’dƒŽ ÷rýrauxclk4_src_mux_ck@320fti,composite-mux-clock ’deƒŽ ÷sýsauxclk4_src_ckfti,composite-clock’rs÷týtauxclk4_ck@320fti,divider-clock’tƒŽ ÷|ý|auxclk5_src_gate_ck@324f ti,composite-no-wait-gate-clock’dƒŽ$÷uýuauxclk5_src_mux_ck@324fti,composite-mux-clock ’deƒŽ$÷vývauxclk5_src_ckfti,composite-clock’uv÷wýwauxclk5_ck@324fti,divider-clock’wƒŽ$÷}ý}auxclkreq0_ck@210f ti,mux-clock’xyz{|}ƒŽauxclkreq1_ck@214f ti,mux-clock’xyz{|}ƒŽauxclkreq2_ck@218f ti,mux-clock’xyz{|}ƒŽauxclkreq3_ck@21cf ti,mux-clock’xyz{|}ƒŽauxclkreq4_ck@220f ti,mux-clock’xyz{|}ƒŽ auxclkreq5_ck@224f ti,mux-clock’xyz{|}ƒŽ$clockdomainspinmux@1e040 ti,omap4-padconfpinctrl-singleŽà@8+et’ÿpinmux_twl6030_wkup_pins½÷ƒýƒocmcram@40304000 mmio-sramŽ@0@ ÷ýdma-controller@4a056000ti,omap4430-sdmaŽJ`0E  " /÷~ý~gpio@4a310000ti,omap4-gpioŽJ1 EPgpio1<N^gpio@48055000ti,omap4-gpioŽHP EPgpio2N^gpio@48057000ti,omap4-gpioŽHp EPgpio3N^gpio@48059000ti,omap4-gpioŽH E Pgpio4N^gpio@4805b000ti,omap4-gpioŽH° E!Pgpio5N^gpio@4805d000ti,omap4-gpioŽHÐ E"Pgpio6N^elm@48078000ti,am3352-elmŽH€ EPelm jdisabledgpmc@50000000ti,omap4430-gpmcŽP+ Eq~vrxtx€ŒPgpmcž’!™fckN^serial@4806a000ti,omap4-uartŽH  EHPuart1sÜlserial@4806c000ti,omap4-uartŽHÀ EIPuart2sÜlserial@48020000ti,omap4-uartŽH EJPuart3sÜl¯default±»J€serial@4806e000ti,omap4-uartŽHà EFPuart4sÜlspinlock@4a0f6000ti,omap4-hwspinlockŽJ` PspinlockÏi2c@48070000 ti,omap4-i2cŽH E8+Pi2c1¯default±s€twl@48ŽH E ti,twl6030¯default±‚ƒpowerti,twl6030-powerÝrtcti,twl4030-rtcE regulator-vaux1ti,twl6030-vaux1çB@ÿ-ÆÀ÷ŠýŠregulator-vaux2ti,twl6030-vaux2çO€ÿ*¹€regulator-vaux3ti,twl6030-vaux3çB@ÿ-ÆÀregulator-vmmcti,twl6030-vmmcçO€ÿ-ÆÀregulator-vppti,twl6030-vppçw@ÿ&% regulator-vusimti,twl6030-vusimçO€ÿ,@ regulator-vdacti,twl6030-vdacregulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxioøregulator-vusbti,twl6030-vusb÷„ý„regulator-v1v8ti,twl6030-v1v8øregulator-v2v1ti,twl6030-v2v1øusb-comparatorti,twl6030-usbE  „pwmti,twl6030-pwm÷—ý—pwmledti,twl6030-pwmledgpadcti,twl6030-gpadcE"i2c@48072000 ti,omap4-i2cŽH  E9+Pi2c2¯default±…s€i2c@48060000 ti,omap4-i2cŽH E=+Pi2c3¯default±†s€i2c@48350000 ti,omap4-i2cŽH5 E>+Pi2c4¯default±‡s€spi@48098000ti,omap4-mcspiŽH € EA+Pmcspi14@q~#~$~%~&~'~(~)~* vtx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspiŽH   EB+Pmcspi24 q~+~,~-~.vtx0rx0tx1rx1spi@480b8000ti,omap4-mcspiŽH € E[+Pmcspi34q~~vtx0rx0spi@480ba000ti,omap4-mcspiŽH   E0+Pmcspi44q~F~Gvtx0rx0mmc@4809c000ti,omap4-hsmmcŽH À ESPmmc1BOq~=~>vtxrxfˆ jdisabledmmc@480b4000ti,omap4-hsmmcŽH @ EVPmmc2Oq~/~0vtxrx¯default±‰sŠmmc@480ad000ti,omap4-hsmmcŽH Ð E^Pmmc3Oq~M~Nvtxrx jdisabledmmc@480d1000ti,omap4-hsmmcŽH  E`Pmmc4Oq~9~:vtxrx jdisabledmmc@480d5000ti,omap4-hsmmcŽH P E;Pmmc5Oq~;~<vtxrxmmu@4a066000ti,omap4-iommuŽJ` EPmmu_dspšmmu@55082000ti,omap4-iommuŽU  EdPmmu_ipuš§wdt@4a314000ti,omap4-wdtti,omap3-wdtŽJ1@€ EP Pwd_timer2mcpdm@40132000ti,omap4-mcpdmŽ@ I ½mpudma EpPmcpdmq~A~Bvup_linkdn_link jdisableddmic@4012e000ti,omap4-dmicŽ@àIà½mpudma ErPdmicq~Cvup_link jdisabledmcbsp@40122000ti,omap4-mcbspŽ@ ÿI ÿ½mpudma EÇcommon×€Pmcbsp1q~!~"vtxrx jdisabledmcbsp@40124000ti,omap4-mcbspŽ@@ÿI@ÿ½mpudma EÇcommon×€Pmcbsp2q~~vtxrx jdisabledmcbsp@40126000ti,omap4-mcbspŽ@`ÿI`ÿ½mpudma EÇcommon×€Pmcbsp3q~~vtxrx jdisabledmcbsp@48096000ti,omap4-mcbspŽH `ÿ½mpu EÇcommon×€Pmcbsp4q~~ vtxrx jdisabledkeypad@4a31c000ti,omap4-keypadŽJ1À€ Ex½mpuPkbddmm@4e000000 ti,omap4-dmmŽN EqPdmmemif@4c000000 ti,emif-4dŽL EnPemif1žæïemif@4d000000 ti,emif-4dŽM EoPemif2žæïocp2scp@4a0ad000ti,omap-ocp2scpŽJ Ð+_Pocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2ŽJ ЀX.‹’Œ™wkupclk:÷ýmailbox@4a0f4000ti,omap4-mailboxŽJ@ EPmailboxEQcmbox_ipu u €mbox_dsp u €timer@4a318000ti,omap3430-timerŽJ1€€ E%Ptimer1‹timer@48032000ti,omap3430-timerŽH € E&Ptimer2timer@48034000ti,omap4430-timerŽH@€ E'Ptimer3timer@48036000ti,omap4430-timerŽH`€ E(Ptimer4timer@40138000ti,omap4430-timerŽ@€€I€€ E)Ptimer5štimer@4013a000ti,omap4430-timerŽ@ €I € E*Ptimer6štimer@4013c000ti,omap4430-timerŽ@À€IÀ€ E+Ptimer7štimer@4013e000ti,omap4430-timerŽ@à€Ià€ E,Ptimer8§štimer@4803e000ti,omap4430-timerŽHà€ E-Ptimer9§timer@48086000ti,omap3430-timerŽH`€ E.Ptimer10§timer@48088000ti,omap4430-timerŽH€€ E/Ptimer11§usbhstll@4a062000 ti,usbhs-tllŽJ  EN Pusb_tll_hsusbhshost@4a064000ti,usbhs-hostŽJ@ Pusb_host_hs+_ ’JKM3™refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2ohci@4a064800ti,ohci-omap3ŽJH  ELehci@4a064c00 ti,ehci-omapŽJL  EMcontrol-phy@4a002300ti,control-phy-usb2ŽJ#½power÷‹ý‹control-phy@4a00233cti,control-phy-otghsŽJ#<½otghs_control÷ŽýŽusb_otg_hs@4a0ab000ti,omap4-musbŽJ °ÿE\]Çmcdma Pusb_otg_hs´¼ Áusb2-phyËÖÞ .Ž¯default±çöû2aes@4b501000 ti,omap4-aesPaes1ŽKP  EUq~o~nvtxrxaes@4b701000 ti,omap4-aesPaes2ŽKp  E@q~r~qvtxrxdes@480a5000 ti,omap4-desPdesŽH P  ERq~u~tvtxrxsham@4b100000ti,omap4-shamPshamŽK E3q~wvrxregulator-abb-mpu ti,abb-v2Øabb_mpu+€’2+jokayŽJ0{ÐJ0`½base-addressint-addressx;£èO€èû1Èregulator-abb-iva ti,abb-v2Øabb_iva+€’2+ jdisabledŽJ0{ØJ0`½base-addressint-addressdss@58000000 ti,omap4-dssŽX€ jdisabled Pdss_core’™fck+_dispc@58001000ti,omap4-dispcŽX E Pdss_dispc’™fckencoder@58002000ti,omap4-rfbiŽX  jdisabled Pdss_rfbi’!™fckickencoder@58003000ti,omap4-vencŽX0 jdisabled Pdss_venc’‘™fckencoder@58004000 ti,omap4-dsiŽX@XB@XC ½protophypll E5 jdisabled Pdss_dsi1’’ ™fcksys_clkencoder@58005000 ti,omap4-dsiŽXPXR@XS ½protophypll ET jdisabled Pdss_dsi2’’ ™fcksys_clkencoder@58006000ti,omap4-hdmi ŽX`XbXcXd½wppllphycore Ee jdisabled Pdss_hdmi’“’ ™fcksys_clkq~L vaudio_txbandgap@4a002260ŽJ"`J#,ti,omap4430-bandgapG÷”ý”thermal-zonescpu_thermal]ús蔑N tripscpu_alertž† ªÐxpassive÷•ý•cpu_critžèHªÐ xcriticalcooling-mapsmap0µ• º–ÿÿÿÿÿÿÿÿmemory@80000000qmemoryŽ€ pwmleds pwm-ledsgreenÉgreen Ï—w5”ÔorangeÉorange Ï—w5”Ô compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3serial0serial1serial2serial3device_typenext-level-cacheregclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellslinux,phandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptsti,hwmodssramranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoassigned-clocksassigned-clock-ratesti,dividersti,clock-divti,clock-multti,set-rate-parent#pinctrl-cellspinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsstatusdmasdma-namesgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initpinctrl-0interrupts-extended#hwlock-cellsti,system-power-controllerregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,spi-num-csti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplyti,non-removablebus-width#iommu-cellsti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertctrl-module#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmusb-phyphysphy-namesmultipointnum-epsram-bitsinterface-typemodepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_info#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresistripcooling-devicelabelpwmsmax-brightness