8( google,veyron-jaq-rev5google,veyron-jaq-rev4google,veyron-jaq-rev3google,veyron-jaq-rev2google,veyron-jaq-rev1google,veyron-jaqgoogle,veyronrockchip,rk3288& 7Google Jaqchosenaliases=/ethernet@ff290000G/i2c@ff650000L/i2c@ff140000Q/i2c@ff660000V/i2c@ff150000[/i2c@ff160000`/i2c@ff170000e/dwmmc@ff0f0000k/dwmmc@ff0c0000q/dwmmc@ff0d0000w/dwmmc@ff0e0000}/serial@ff180000/serial@ff190000/serial@ff690000/serial@ff1b0000/serial@ff1c0000/spi@ff110000/spi@ff120000/spi@ff130000/spi@ff110000/ec@0/i2c-tunnelmemorymemoryarm-pmuarm,cortex-a12-pmu0cpusrockchip,rk3066-smpcpu@500cpuarm,cortex-a12h w@\@p@ @@OOa sB@ ~ ' 9 K 0 *@8?KQcpu@501cpuarm,cortex-a12KQcpu@502cpuarm,cortex-a12KQcpu@503cpuarm,cortex-a12KQamba simple-busYdma-controller@ff250000arm,pl330arm,primecell%@`k8 apb_pclkKQdma-controller@ff600000arm,pl330arm,primecell`@`k8 apb_pclk disableddma-controller@ffb20000arm,pl330arm,primecell@`k8 apb_pclkKSQSreserved-memoryYdma-unusable@fe000000oscillator fixed-clockn6xin24mK Q timerarm,armv7-timer0   n6timer@ff810000rockchip,rk3288-timer  H 8 a timerpclkdisplay-subsystemrockchip,display-subsystem dwmmc@ff0c0000rockchip,rk3288-dw-mshcр 8Drvbiuciuciu-driveciu-sample  @okay-> P YZw defaultdwmmc@ff0d0000rockchip,rk3288-dw-mshcр 8Eswbiuciuciu-driveciu-sample ! @okay- wdefault dwmmc@ff0e0000rockchip,rk3288-dw-mshcр 8Ftxbiuciuciu-driveciu-sample "@ disableddwmmc@ff0f0000rockchip,rk3288-dw-mshcр 8Guybiuciuciu-driveciu-sample #@okayY. wdefault saradc@ff100000rockchip,saradc $=8I[saradcapb_pclkW Osaradc-apb disabledspi@ff110000(rockchip,rk3288-spirockchip,rk3066-spi8ARspiclkapb_pclk[  `txrx ,default !"okayec@0google,cros-ec-spij& default#-i2c-tunnelgoogle,cros-ec-i2c-tunnelsbs-battery@bsbs,sbs-battery keyboard-controllergoogle,cros-ec-keyb @};0DY1 d>"A#( C  \=@V B |)<?   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g ispi@ff120000(rockchip,rk3288-spirockchip,rk3066-spi8BSspiclkapb_pclk[ `txrx -default$%&' disabledspi@ff130000(rockchip,rk3288-spirockchip,rk3066-spi8CTspiclkapb_pclk[`txrx .default()*+okay flash@0jedec,spi-nori2c@ff140000rockchip,rk3288-i2c >i2c8Mdefault,okay12Idtpm@20infineon,slb9645tt `i2c@ff150000rockchip,rk3288-i2c ?i2c8Odefault- disabledi2c@ff160000rockchip,rk3288-i2c @i2c8Pdefault.okay12I,ts3a227e@3b ti,ts3a227e;&/default0xKQtrackpad@15elan,ekth3000& default12i2c@ff170000rockchip,rk3288-i2c Ai2c8Qdefault3okay1,IKfQfserial@ff180000&rockchip,rk3288-uartsnps,dw-apb-uart 78MUbaudclkapb_pclkdefault 456okayMlserial@ff190000&rockchip,rk3288-uartsnps,dw-apb-uart 88NVbaudclkapb_pclkdefault7okayserial@ff690000&rockchip,rk3288-uartsnps,dw-apb-uarti 98OWbaudclkapb_pclkdefault8okayserial@ff1b0000&rockchip,rk3288-uartsnps,dw-apb-uart :8PXbaudclkapb_pclkdefault9 disabledserial@ff1c0000&rockchip,rk3288-uartsnps,dw-apb-uart ;8QYbaudclkapb_pclkdefault: disabledthermal-zonesreserve_thermal;cpu_thermald;tripscpu_alert0 ppassiveK<Q<cpu_alert1 $passiveK=Q=cpu_crit _ criticalcooling-mapsmap0#< (map1#= (gpu_thermald;tripsgpu_alert0 ppassiveK>Q>gpu_crit _ criticalcooling-mapsmap0#> (tsadc@ff280000rockchip,rk3288-tsadc( %8HZtsadcapb_pclk Otsadc-apbinitdefaultsleep?7@A?KasokayxK;Q;ethernet@ff290000rockchip,rk3288-gmac)macirqeth_wake_irqA88fgc]Mstmmacethmac_clk_rxmac_clk_txclk_mac_refclk_mac_refoutaclk_macpclk_macB Ostmmaceth disabledusb@ff500000 generic-ehciP 8usbhostBusbokayusb@ff5400002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2T 8otghostC usb2-phyokayusb@ff5800002rockchip,rk3288-usbrockchip,rk3066-usbsnps,dwc2X 8otghost@@ $D usb2-phyokayz.Dusb@ff5c0000 generic-ehci\ 8usbhost disabledi2c@ff650000rockchip,rk3288-i2ce <i2c8LdefaultEokay12Idpmic@1brockchip,rk808xin32kwifibt_32kin&/default FGHEfr~I2II KxQxregulatorsDCDC_REG1vdd_arm'9 qQ iqKQregulator-state-mem~DCDC_REG2vdd_gpu'9 5Qiqregulator-state-memB@DCDC_REG3 vcc135_ddr'regulator-state-memDCDC_REG4vcc_18'9w@Qw@KQregulator-state-memw@LDO_REG1 vcc33_io'92ZQ2ZK2Q2regulator-state-mem2ZLDO_REG3vdd_10'9B@QB@regulator-state-memB@LDO_REG7vdd10_lcd_pwren_h'9&%Q&%regulator-state-mem~SWITCH_REG1 vcc33_lcd'KQQQregulator-state-mem~LDO_REG6 vcc18_codec'9w@Qw@KRQRregulator-state-mem~LDO_REG4 vccio_sd9w@Q2ZKQregulator-state-mem~LDO_REG5 vcc33_sd92ZQ2ZK Q regulator-state-mem~LDO_REG8 vcc33_ccd'92ZQ2Zregulator-state-mem2ZLDO_REG2mic_vcc'9w@Qw@regulator-state-mem~i2c@ff660000rockchip,rk3288-i2cf =i2c8NdefaultJokay12I max98090@10maxim,max98090&Kmclk8qdefaultLKQpwm@ff680000rockchip,rk3288-pwmhdefaultM8^pwmokayKQpwm@ff680010rockchip,rk3288-pwmhdefaultN8^pwmokaypwm@ff680020rockchip,rk3288-pwmh defaultO8^pwm disabledpwm@ff680030rockchip,rk3288-pwmh0defaultP8^pwm disabledbus_intmem@ff700000 mmio-sramp Ypsmp-sram@0rockchip,rk3066-smp-sramsram@ff720000#rockchip,rk3288-pmu-srammmio-sramrpower-management@ff730000&rockchip,rk3288-pmusysconsimple-mfdsKQpower-controller!rockchip,rk3288-power-controllerh. KVQVpd_vio@9 8chgfdehilkjpd_hevc@11 8oppd_video@12 8pd_gpu@13 8syscon@ff740000rockchip,rk3288-sgrfsyscontclock-controller@ff760000rockchip,rk3288-cruvAHjk$#gׄeрxhрxhKQsyscon@ff770000&rockchip,rk3288-grfsysconsimple-mfdwKAQAedp-phyrockchip,rk3288-dp-phy8h24mokayKaQaio-domains"rockchip,rk3288-io-voltage-domainokay2 %252CQO[Rhwatchdog@ff800000 rockchip,rk3288-wdtsnps,dw-wdt8p Ookaysound@ff88b0000,rockchip,rk3288-spdifrockchip,rk3066-spdifv hclkmclk8T[S`tx 6defaultTA disabledi2s@ff890000(rockchip,rk3288-i2srockchip,rk3066-i2s 5[SS`txrxi2s_hclki2s_clk8RdefaultUokayKQcypto-controller@ff8a0000rockchip,rk3288-crypto@ 0 8}aclkhclksclkapb_pclk Ocrypto-rstokayvop@ff930000rockchip,rk3288-vop 8aclk_vopdclk_vophclk_vopV def OaxiahbdclkWokayportK Q endpoint@0XKgQgendpoint@1YKcQcendpoint@2ZK_Q_iommu@ff930300rockchip,iommu  vopb_mmuV okayKWQWvop@ff940000rockchip,rk3288-vop 8aclk_vopdclk_vophclk_vopV  Oaxiahbdclk[okayportK Q endpoint@0\KhQhendpoint@1]KdQdendpoint@2^K`Q`iommu@ff940300rockchip,iommu  vopl_mmuV okayK[Q[mipi@ff960000*rockchip,rk3288-mipi-dsisnps,dw-mipi-dsi@ 8~d refpclkV A disabledportsportendpoint@0_KZQZendpoint@1`K^Q^dp@ff970000rockchip,rk3288-dp@ b8icdppclkadpoOdpAokaydefaultbportsport@0endpoint@0cKYQYendpoint@1dK]Q]port@1endpointeKQhdmi@ff980000rockchip,rk3288-dw-hdmiA g8hm iahbisfrV okayfportsportendpoint@0gKXQXendpoint@1hK\Q\interrupt-controller@ffc01000 arm,gic-400   @ `   KQefuse@ffb40000rockchip,rockchip-efuse 8q pclk_efusecpu_leakage@17phyrockchip,rk3288-usb-phyAokayusb-phy@320 8]phyclkKDQDusb-phy@33448^phyclkKBQBusb-phy@348H8_phyclkKCQCpinctrlrockchip,rk3288-pinctrlAYdefaultsleepij7ikgpio0@ff750000rockchip,gpio-banku Q8@  0 K/Q/gpio1@ff780000rockchip,gpio-bankx R8A  0 gpio2@ff790000rockchip,gpio-banky S8B  0 KwQwgpio3@ff7a0000rockchip,gpio-bankz T8C  0 gpio4@ff7b0000rockchip,gpio-bank{ U8D  0 K{Q{gpio5@ff7c0000rockchip,gpio-bank| V8E  0 K~Q~gpio6@ff7d0000rockchip,gpio-bank} W8F  0 KKQKgpio7@ff7e0000rockchip,gpio-bank~ X8G  0 K Q gpio8@ff7f0000rockchip,gpio-bank Y8H  0 hdmihdmi-ddc <llvcc50-hdmi-en <lKQpcfg-pull-up JKmQmpcfg-pull-down WKnQnpcfg-pull-none fKlQlpcfg-pull-none-12ma f s KpQpsleepglobal-pwroff <lKiQiddrio-pwroff <lddr0-retention <mddr1-retention <medpedp-hpd < nKbQbi2c0i2c0-xfer <llKEQEi2c1i2c1-xfer <llK,Q,i2c2i2c2-xfer < l lKJQJi2c3i2c3-xfer <llK-Q-i2c4i2c4-xfer <llK.Q.i2c5i2c5-xfer <llK3Q3i2s0i2s0-bus` <llllllKUQUsdmmcsdmmc-clk <oKQsdmmc-cmd <oKQsdmmc-cd <msdmmc-bus1 <msdmmc-bus4@ <ooooKQsdmmc-cd-disabled <lKQsdmmc-cd-gpio <lKQsdio0sdio0-bus1 <msdio0-bus4@ <ooooKQsdio0-cmd <oKQsdio0-clk <oKQsdio0-cd <msdio0-wp <msdio0-pwr <msdio0-bkpwr <msdio0-int <mwifienable-h <lKzQzbt-enable-l <lKyQysdio1sdio1-bus1 <msdio1-bus4@ <mmmmsdio1-cd <msdio1-wp <msdio1-bkpwr <msdio1-int <msdio1-cmd <msdio1-clk <lsdio1-pwr < memmcemmc-clk <oKQemmc-cmd <oKQemmc-pwr < memmc-bus1 <memmc-bus4@ <mmmmemmc-bus8 <ooooooooKQemmc-reset < lKvQvspi0spi0-clk < mKQspi0-cs0 < mK"Q"spi0-tx <mK Q spi0-rx <mK!Q!spi0-cs1 <mspi1spi1-clk < mK$Q$spi1-cs0 < mK'Q'spi1-rx <mK&Q&spi1-tx <mK%Q%spi2spi2-cs1 <mspi2-clk <mK(Q(spi2-cs0 <mK+Q+spi2-rx <mK*Q*spi2-tx < mK)Q)uart0uart0-xfer <mlK4Q4uart0-cts <mK5Q5uart0-rts <lK6Q6uart1uart1-xfer <m lK7Q7uart1-cts < muart1-rts < luart2uart2-xfer <mlK8Q8uart3uart3-xfer <mlK9Q9uart3-cts < muart3-rts < luart4uart4-xfer < m lK:Q:uart4-cts <muart4-rts <ltsadcotp-gpio < lK?Q?otp-out < lK@Q@pwm0pwm0-pin <lKMQMpwm1pwm1-pin <lKNQNpwm2pwm2-pin <lKOQOpwm3pwm3-pin <lKPQPgmacrgmii-pins <llllpppplll ppllrmii-pins <llllllllllspdifspdif-tx < lKTQTpcfg-pull-none-drv-8ma f sKoQopcfg-pull-up-drv-8ma J spcfg-output-high KrQrpcfg-output-low KqQqbuttonspwr-key-l <mKsQsap-lid-int-l <mKtQtpmicpmic-int-l <mKFQFdvs-1 < nKGQGdvs-2 <nKHQHrebootap-warm-reset-h < lKuQurecovery-switchrec-mode-l < mtpmtpm-int-h <lwrite-protectfw-wp-ap <lcodechp-det <mKQint-codec <nKLQLmic-det < mKQheadsetts3a227e-int-l <mK0Q0backlightbl-en <lKQbl_pwr_en < lKQchargerac-present-ap <mKQcros-ecec-int <lK#Q#suspendsuspend-l-wake <qKjQjsuspend-l-sleep <rKkQktrackpadtrackpad-int <mK1Q1usb-hosthost1-pwr-en < lKQusbotg-pwren-h < lKQbuck-5vdrv-5v <lK}Q}lcdlcd-en <lKQavdd-1v8-disp-en < lKQgpio-keys gpio-keysdefaultstpower Power S/ t dlid Lid S/   gpio-restart gpio-restart S/ defaultu emmc-pwrseqmmc-pwrseq-emmcvdefault w KQsdio-pwrseqmmc-pwrseq-simple8x ext_clockdefaultyz {KQvcc-5vregulator-fixedvcc_5v'9LK@QLK@ |  default}KIQIvcc33-sysregulator-fixed vcc33_sys'92ZQ2Z |KQvcc50-hdmiregulator-fixed vcc50_hdmi' I  ~defaultsound!rockchip,rockchip-audio-max98090default VEYRON-I2S  , AK WK  nbacklightpwm-backlight   !"#$%&'()*+,-./0123456789:;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYZ[\]^_`abcdefghijklmnopqrstuvwxyz{|}~   default B@ ' KQgpio-charger gpio-charger mains S/defaultpanelinnolux,n116bgesimple-panelokay  portsportendpointKeQevccsysregulator-fixedvccsys'K|Q|vcc5-host1-regulatorregulator-fixed  / default vcc5_host1'vcc5v-otg-regulatorregulator-fixed  / default vcc5_host2'panel-regulatorregulator-fixed  defaultpanel_regulator  KQvcc18-lcdregulator-fixed  w default vcc18_lcd' backlight-regulatorregulator-fixed  w defaultbacklight_regulator  :KQ #address-cells#size-cellscompatibleinterrupt-parentmodelethernet0i2c0i2c1i2c2i2c3i2c4i2c5mshc0mshc1mshc2mshc3serial0serial1serial2serial3serial4spi0spi1spi2i2c20device_typereginterruptsinterrupt-affinityenable-methodrockchip,pmuresetsoperating-points#cooling-cellsclock-latencyclockscpu0-supplylinux,phandleranges#dma-cellsarm,pl330-broken-no-flushpclock-namesstatusclock-frequencyclock-output-names#clock-cellsarm,cpu-registers-not-fw-configuredportsclock-freq-min-maxfifo-depthbus-widthcap-mmc-highspeedcap-sd-highspeedcard-detect-delaycd-gpiosrockchip,default-sample-phasenum-slotssd-uhs-sdr12sd-uhs-sdr25sd-uhs-sdr50sd-uhs-sdr104vmmc-supplyvqmmc-supplydisable-wppinctrl-namespinctrl-0cap-sdio-irqkeep-power-in-suspendmmc-pwrseqnon-removablemmc-hs200-1_8v#io-channel-cellsreset-namesdmasdma-namesgoogle,cros-ec-spi-pre-delayspi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymaprx-sample-delay-nsi2c-scl-falling-time-nsi2c-scl-rising-time-nspowered-while-suspendedti,micbiasvcc-supplywakeup-sourcereg-shiftreg-io-widthassigned-clocksassigned-clock-ratespolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicepinctrl-1pinctrl-2#thermal-sensor-cellsrockchip,hw-tshut-temprockchip,hw-tshut-moderockchip,hw-tshut-polarityinterrupt-namesrockchip,grfphysphy-namesneeds-reset-on-resumedr_modeg-np-tx-fifo-sizeg-rx-fifo-sizeg-tx-fifo-sizeg-use-dmaassigned-clock-parentsrockchip,system-power-controllervcc1-supplyvcc2-supplyvcc3-supplyvcc4-supplyvcc6-supplyvcc7-supplyvcc8-supplyvcc12-supplyvddio-supplyvcc10-supplyvcc9-supplyvcc11-supplydvs-gpiosregulator-nameregulator-always-onregulator-boot-onregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-off-in-suspendregulator-on-in-suspendregulator-suspend-microvolt#pwm-cells#power-domain-cells#reset-cells#phy-cellsbb-supplydvp-supplyflash0-supplygpio1830-supplygpio30-supplylcdc-supplywifi-supplyaudio-supplysdcard-supply#sound-dai-cellsrockchip,playback-channelsrockchip,capture-channelspower-domainsiommusremote-endpoint#iommu-cellsddc-i2c-businterrupt-controller#interrupt-cellsgpio-controller#gpio-cellsrockchip,pinsbias-pull-upbias-pull-downbias-disabledrive-strengthoutput-highoutput-lowlabellinux,codedebounce-intervallinux,input-typepriorityreset-gpiosvin-supplyenable-active-highgpiorockchip,modelrockchip,i2s-controllerrockchip,audio-codecrockchip,hp-det-gpiosrockchip,mic-det-gpiosrockchip,headset-codecbrightness-levelsdefault-brightness-levelenable-gpiosbacklight-boot-offpwmspwm-delay-uspower-supplycharger-typebacklightstartup-delay-us