Ð þíá98Ø,( ×ôti,omap4430ti,omap4&chosenaliases7/ocp/i2c@48070000 >dpll_usb_ck@180rti,omap4-dpll-j-type-clockž3‰€„Œˆ4 4dpll_usb_clkdcoldo_ck@1b4rti,fixed-factor-clockž4§‰´+Ðdpll_usb_m2_ck@190rti,divider-clockž4œ§‰¹Ð9 9ducati_clk_mux_ck@100r ti,mux-clockž5‰func_12m_fclkrfixed-factor-clockž6çòfunc_24m_clkrfixed-factor-clockž7çò$ $func_24mc_fclkrfixed-factor-clockž6çòE Efunc_48m_fclk@108rti,divider-clockž6‰C Cfunc_48mc_fclkrfixed-factor-clockž6çò< <func_64m_fclk@108rti,divider-clockž8‰B Bfunc_96m_fclk@108rti,divider-clockž6‰? ?init_60m_fclk@104rti,divider-clockž9‰H Hper_abe_nc_fclk@108rti,divider-clockž!‰œ@ @aes1_fck@15a0rti,gate-clockž‰ aes2_fck@15a8rti,gate-clockž‰¨dss_sys_clk@1120rti,gate-clockž# ‰ ž ždss_tv_clk@1120rti,gate-clockž: ‰  dss_dss_clk@1120rti,gate-clockž;‰ 9œ œdss_48mhz_clk@1120rti,gate-clockž< ‰    fdif_fck@1028rti,divider-clockž8œ‰(ügpio2_dbclk@1460rti,gate-clockž,‰`gpio3_dbclk@1468rti,gate-clockž,‰hgpio4_dbclk@1470rti,gate-clockž,‰pgpio5_dbclk@1478rti,gate-clockž,‰xgpio6_dbclk@1480rti,gate-clockž,‰€sgx_clk_mux@1220r ti,mux-clockž=>‰ hsi_fck@1338rti,divider-clockž6œ‰8üiss_ctrlclk@1020rti,gate-clockž?‰ mcbsp4_sync_mux_ck@14e0r ti,mux-clockž?@‰àA Aper_mcbsp4_gfclk@14e0r ti,mux-clockžA&‰àhsmmc1_fclk@1328r ti,mux-clockžB?‰(hsmmc2_fclk@1330r ti,mux-clockžB?‰0ocp2scp_usb_phy_phy_48m@13e0rti,gate-clockžC‰àsha2md5_fck@15c8rti,gate-clockž‰Èslimbus2_fclk_1@1538rti,gate-clockžD ‰8slimbus2_fclk_0@1538rti,gate-clockžE‰8slimbus2_slimbus_clk@1538rti,gate-clockžF ‰8smartreflex_core_fck@638rti,gate-clockžG‰8smartreflex_iva_fck@630rti,gate-clockžG‰0smartreflex_mpu_fck@628rti,gate-clockžG‰(cm2_dm10_mux@1428r ti,mux-clockž,‰(cm2_dm11_mux@1430r ti,mux-clockž,‰0cm2_dm2_mux@1438r ti,mux-clockž,‰8cm2_dm3_mux@1440r ti,mux-clockž,‰@cm2_dm4_mux@1448r ti,mux-clockž,‰Hcm2_dm9_mux@1450r ti,mux-clockž,‰Pusb_host_fs_fck@13d0rti,gate-clockž<‰ÐQ Qutmi_p1_gfclk@1358r ti,mux-clockžHI‰XJ Jusb_host_hs_utmi_p1_clk@1358rti,gate-clockžJ‰Xutmi_p2_gfclk@1358r ti,mux-clockžHK‰XL Lusb_host_hs_utmi_p2_clk@1358rti,gate-clockžL ‰Xusb_host_hs_utmi_p3_clk@1358rti,gate-clockžH ‰Xusb_host_hs_hsic480m_p1_clk@1358rti,gate-clockž9 ‰Xusb_host_hs_hsic60m_p1_clk@1358rti,gate-clockžH ‰Xusb_host_hs_hsic60m_p2_clk@1358rti,gate-clockžH ‰Xusb_host_hs_hsic480m_p2_clk@1358rti,gate-clockž9‰Xusb_host_hs_func48mclk@1358rti,gate-clockž<‰Xusb_host_hs_fck@1358rti,gate-clockžH‰Xotg_60m_gfclk@1360r ti,mux-clockžMN‰`O Ousb_otg_hs_xclk@1360rti,gate-clockžO‰`usb_otg_hs_ick@1360rti,gate-clockž‰`usb_phy_cm_clk32k@640rti,gate-clockž,‰@˜ ˜usb_tll_hs_usb_ch2_clk@1368rti,gate-clockžH ‰husb_tll_hs_usb_ch0_clk@1368rti,gate-clockžH‰husb_tll_hs_usb_ch1_clk@1368rti,gate-clockžH ‰husb_tll_hs_ick@1368rti,gate-clockžP‰hclockdomainsl3_init_clkdmti,clockdomainž4Qscm@2000ti,omap4-scm-coresimple-bus‰  k scm_conf@0syscon‰scm@100000%ti,omap4-scm-padconf-coresimple-bus kpinmux@40 ti,omap4-padconfpinctrl-single‰@–&Ljÿ‡default•RSTUV‚ ‚pinmux_twl6040_pinsŸà`‡ ‡pinmux_mcpdm_pins(ŸÆÈÊÌΓ “pinmux_mcbsp1_pins Ÿ¾ÀÂÄ• •pinmux_dss_dpi_pinsàŸ"$&(*,.0246tvxz|~€‚„†ˆŠŒŽ’”R Rpinmux_tfp410_pinsŸDS Spinmux_dss_hdmi_pinsŸZ\^T Tpinmux_tpd12s015_pinsŸ"HX U Upinmux_hsusbb1_pins`Ÿ‚ „† ˆ Š Œ Ž  ’ ” – ˜ V Vpinmux_i2c1_pinsŸâäƒ ƒpinmux_i2c2_pinsŸæè‹ ‹pinmux_i2c3_pinsŸêìŒ Œpinmux_i2c4_pinsŸîð pinmux_wl12xx_gpio Ÿ&,02« «pinmux_wl12xx_pins@Ÿ8:   pinmux_twl6030_pinsŸ^A„ „omap4_padconf_global@5a0sysconsimple-bus‰ p k pW Wpbias_regulator@60ti,pbias-omap4ti,pbias-omap‰`³Wpbias_mmc_omap4ºpbias_mmc_omap4Éw@á-ÆÀŽ Žl4@300000ti,omap4-l4-wkupsimple-bus k0counter@4000ti,omap-counter32k‰@  \counter_32kprm@6000 ti,omap4-prm‰`0 Q clockssys_clkin_ck@110r ti,mux-clockžXYZ[\]^‰¹ abe_dpll_bypass_clk_mux_ck@108r ti,mux-clockž,‰  abe_dpll_refclk_mux_ck@10cr ti,mux-clockž,‰   dbgclk_mux_ckrfixed-factor-clockžçòl4_wkup_clk_mux_ck@108r ti,mux-clockž_‰G Gsyc_clk_div_ck@100rti,divider-clockž‰œ# #gpio1_dbclk@1838rti,gate-clockž,‰8dmt1_clk_mux@1840r ti,mux-clockž,‰@usim_ck@1858rti,divider-clockž8‰X` `usim_fclk@1858rti,gate-clockž`‰Xpmd_stm_clock_mux_ck@1a20r ti,mux-clock žab‰ c cpmd_trace_clk_mux_ck@1a20r ti,mux-clock žab‰ d dstm_clk_div_ck@1a20rti,divider-clockžcœ@‰ ütrace_clk_div_div_ck@1a20rti,divider-clockžd‰ e etrace_clk_div_ckrti,clkdm-gate-clockžef fbandgap_fclk@1888rti,gate-clockž,‰ˆclockdomainsemu_sys_clkdmti,clockdomainžfscrm@a000ti,omap4-scrm‰  clocksauxclk0_src_gate_ck@310r ti,composite-no-wait-gate-clockžg‰i iauxclk0_src_mux_ck@310rti,composite-mux-clock žgh‰j jauxclk0_src_ckrti,composite-clockžijk kauxclk0_ck@310rti,divider-clockžkœ‰{ {auxclk1_src_gate_ck@314r ti,composite-no-wait-gate-clockžg‰l lauxclk1_src_mux_ck@314rti,composite-mux-clock žgh‰m mauxclk1_src_ckrti,composite-clockžlmn nauxclk1_ck@314rti,divider-clockžnœ‰| |auxclk2_src_gate_ck@318r ti,composite-no-wait-gate-clockžg‰o oauxclk2_src_mux_ck@318rti,composite-mux-clock žgh‰p pauxclk2_src_ckrti,composite-clockžopq qauxclk2_ck@318rti,divider-clockžqœ‰} }auxclk3_src_gate_ck@31cr ti,composite-no-wait-gate-clockžg‰r rauxclk3_src_mux_ck@31crti,composite-mux-clock žgh‰s sauxclk3_src_ckrti,composite-clockžrst tauxclk3_ck@31crti,divider-clockžtœ‰~ ~auxclk4_src_gate_ck@320r ti,composite-no-wait-gate-clockžg‰ u uauxclk4_src_mux_ck@320rti,composite-mux-clock žgh‰ v vauxclk4_src_ckrti,composite-clockžuvw wauxclk4_ck@320rti,divider-clockžwœ‰  auxclk5_src_gate_ck@324r ti,composite-no-wait-gate-clockžg‰$x xauxclk5_src_mux_ck@324rti,composite-mux-clock žgh‰$y yauxclk5_src_ckrti,composite-clockžxyz zauxclk5_ck@324rti,divider-clockžzœ‰$€ €auxclkreq0_ck@210r ti,mux-clockž{|}~€‰auxclkreq1_ck@214r ti,mux-clockž{|}~€‰auxclkreq2_ck@218r ti,mux-clockž{|}~€‰auxclkreq3_ck@21cr ti,mux-clockž{|}~€‰auxclkreq4_ck@220r ti,mux-clockž{|}~€‰ auxclkreq5_ck@224r ti,mux-clockž{|}~€‰$clockdomainspinmux@1e040 ti,omap4-padconfpinctrl-single‰à@8&Ljÿpinmux_leds_wkpinsŸ§ §pinmux_twl6030_wkup_pinsŸ… …ocmcram@40304000 mmio-sram‰@0@  dma-controller@4a056000ti,omap4430-sdma‰J`0Q  ù  gpio@4a310000ti,omap4-gpio‰J1 Q\gpio10@&¨ ¨gpio@48055000ti,omap4-gpio‰HP Q\gpio20@&’ ’gpio@48057000ti,omap4-gpio‰Hp Q\gpio30@&gpio@48059000ti,omap4-gpio‰H Q \gpio40@&ˆ ˆgpio@4805b000ti,omap4-gpio‰H° Q!\gpio50@&gpio@4805d000ti,omap4-gpio‰HÐ Q"\gpio60@&elm@48078000ti,am3352-elm‰H€ Q\elm Ldisabledgpmc@50000000ti,omap4430-gpmc‰P QSXrxtxbn\gpmc€ž¥fck&0@serial@4806a000ti,omap4-uart‰H  QH\uart1Ülserial@4806c000ti,omap4-uart‰HÀ QI\uart2Ül“I‚Üserial@48020000ti,omap4-uart‰H QJ\uart3Ül“J‚serial@4806e000ti,omap4-uart‰Hà QF\uart4Ül“F‚spinlock@4a0f6000ti,omap4-hwspinlock‰J` \spinlock§i2c@48070000 ti,omap4-i2c‰H Q8\i2c1‡default•ƒ€twl@48‰H Q ti,twl6030&‡default•„…rtcti,twl4030-rtcQ regulator-vaux1ti,twl6030-vaux1ÉB@á-ÆÀregulator-vaux2ti,twl6030-vaux2ÉO€á*¹€regulator-vaux3ti,twl6030-vaux3ÉB@á-ÆÀregulator-vmmcti,twl6030-vmmcÉO€á-ÆÀ regulator-vppti,twl6030-vppÉw@á&% regulator-vusimti,twl6030-vusimÉO€á,@ regulator-vdacti,twl6030-vdac¡ ¡regulator-vanati,twl6030-vanaregulator-vcxioti,twl6030-vcxioµŸ Ÿregulator-vusbti,twl6030-vusb† †regulator-v1v8ti,twl6030-v1v8µ‰ ‰regulator-v2v1ti,twl6030-v2v1µŠ Šusb-comparatorti,twl6030-usbQ Ɇpwmti,twl6030-pwmÔpwmledti,twl6030-pwmledÔgpadcti,twl6030-gpadcQßtwl@4b ti,twl6040r‰K‡default•‡ Qw ñˆ‰ Š” ”i2c@48072000 ti,omap4-i2c‰H  Q9\i2c2‡default•‹€i2c@48060000 ti,omap4-i2c‰H Q=\i2c3‡default•Œ† ® ®eeprom@50 ti,eeprom‰Pi2c@48350000 ti,omap4-i2c‰H5 Q>\i2c4‡default•€spi@48098000ti,omap4-mcspi‰H € QA\mcspi1,@S#$%&'()* Xtx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap4-mcspi‰H   QB\mcspi2, S+,-.Xtx0rx0tx1rx1spi@480b8000ti,omap4-mcspi‰H € Q[\mcspi3,SXtx0rx0spi@480ba000ti,omap4-mcspi‰H   Q0\mcspi4,SFGXtx0rx0mmc@4809c000ti,omap4-hsmmc‰H À QS\mmc1:GS=>Xtxrx^Žkwmmc@480b4000ti,omap4-hsmmc‰H @ QV\mmc2GS/0Xtxrx Ldisabledmmc@480ad000ti,omap4-hsmmc‰H Ð Q^\mmc3GSMNXtxrx Ldisabledmmc@480d1000ti,omap4-hsmmc‰H  Q`\mmc4GS9:Xtxrx Ldisabledmmc@480d5000ti,omap4-hsmmc‰H P Q;\mmc5GS;<Xtxrx‡default•k‘wwlcore@2 ti,wl1271‰&’Q¢Iðmmu@4a066000ti,omap4-iommu‰J` Q\mmu_dsp¶mmu@55082000ti,omap4-iommu‰U  Qd\mmu_ipu¶Ãwdt@4a314000ti,omap4-wdtti,omap3-wdt‰J1@€ QP \wd_timer2mcpdm@40132000ti,omap4-mcpdm‰@ I Ùmpudma Qp\mcpdmSABXup_linkdn_linkLokay‡default•“ž”¥pdmclk© ©dmic@4012e000ti,omap4-dmic‰@àIàÙmpudma Qr\dmicSCXup_link Ldisabledmcbsp@40122000ti,omap4-mcbsp‰@ ÿI ÿÙmpudma Qãcommonó€\mcbsp1S!"XtxrxLokay‡default••mcbsp@40124000ti,omap4-mcbsp‰@@ÿI@ÿÙmpudma Qãcommonó€\mcbsp2SXtxrx Ldisabledmcbsp@40126000ti,omap4-mcbsp‰@`ÿI`ÿÙmpudma Qãcommonó€\mcbsp3SXtxrx Ldisabledmcbsp@48096000ti,omap4-mcbsp‰H `ÿÙmpu Qãcommonó€\mcbsp4S Xtxrx Ldisabledkeypad@4a31c000ti,omap4-keypad‰J1À€ QxÙmpu\kbddmm@4e000000 ti,omap4-dmm‰N Qq\dmmemif@4c000000 ti,emif-4d‰L Qn\emif1€ "7JS–emif@4d000000 ti,emif-4d‰M Qo\emif2€ "7JS–ocp2scp@4a0ad000ti,omap-ocp2scp‰J Ðk\ocp2scp_usb_phyusb2phy@4a0ad080 ti,omap-usb2‰J ЀXa—ž˜¥wkupclkmš šmailbox@4a0f4000ti,omap4-mailbox‰J@ Q\mailboxx„–mbox_ipu ¨ ³mbox_dsp ¨ ³timer@4a318000ti,omap3430-timer‰J1€€ Q%\timer1¾timer@48032000ti,omap3430-timer‰H € Q&\timer2timer@48034000ti,omap4430-timer‰H@€ Q'\timer3timer@48036000ti,omap4430-timer‰H`€ Q(\timer4timer@40138000ti,omap4430-timer‰@€€I€€ Q)\timer5Ítimer@4013a000ti,omap4430-timer‰@ €I € Q*\timer6Ítimer@4013c000ti,omap4430-timer‰@À€IÀ€ Q+\timer7Ítimer@4013e000ti,omap4430-timer‰@à€Ià€ Q,\timer8ÚÍtimer@4803e000ti,omap4430-timer‰Hà€ Q-\timer9Útimer@48086000ti,omap3430-timer‰H`€ Q.\timer10Útimer@48088000ti,omap4430-timer‰H€€ Q/\timer11Úusbhstll@4a062000 ti,usbhs-tll‰J  QN \usb_tll_hsusbhshost@4a064000ti,usbhs-host‰J@ \usb_host_hsk žHIK3¥refclk_60m_intrefclk_60m_ext_p1refclk_60m_ext_p2 çehci-phyohci@4a064800ti,ohci-omap3‰JH& QLehci@4a064c00 ti,ehci-omap‰JL& QMò™control-phy@4a002300ti,control-phy-usb2‰J#Ùpower— —control-phy@4a00233cti,control-phy-otghs‰J#<Ùotghs_control› ›usb_otg_hs@4a0ab000ti,omap4-musb‰J °ÿQ\]ãmcdma \usb_otg_hs÷šòš ÿusb2-phy  a›%í42aes@4b501000 ti,omap4-aes\aes‰KP  QUSonXtxrxdes@480a5000 ti,omap4-des\des‰H P  QRSutXtxrxregulator-abb-mpu ti,abb-v2ºabb_mpu:€žS2dLokay‰J0{ÐJ0`Ùbase-addressint-addressxt£èO€èû1Èregulator-abb-iva ti,abb-v2ºabb_iva:€žS2d Ldisabled‰J0{ØJ0`Ùbase-addressint-addressdss@58000000 ti,omap4-dss‰X€Lok \dss_corežœ¥fckkdispc@58001000ti,omap4-dispc‰X Q \dss_dispcžœ¥fckencoder@58002000ti,omap4-rfbi‰X  Ldisabled \dss_rfbižœ¥fckickencoder@58003000ti,omap4-venc‰X0 Ldisabled \dss_vencž¥fckencoder@58004000 ti,omap4-dsi‰X@XB@XC Ùprotophypll Q5 Ldisabled \dss_dsi1žœž ¥fcksys_clkencoder@58005000 ti,omap4-dsi‰XPXR@XS Ùprotophypll QTLok \dss_dsi2žœž ¥fcksys_clk€Ÿencoder@58006000ti,omap4-hdmi ‰X`XbXcXdÙwppllphycore QeLok \dss_hdmiž ž ¥fcksys_clkSL Xaudio_tx‹¡portendpoint—¢° °portendpoint—£§¬ ¬bandgap@4a002260‰J"`J#,ti,omap4430-bandgap²¤ ¤thermal-zonescpu_thermalÈúÞèì¤tripscpu_alertü† Ð„passive¥ ¥cpu_critüèHÐ „criticalcooling-mapsmap0¥ ¦ÿÿÿÿÿÿÿÿlpddr2#Elpida,ECB240ABACNjedec,lpddr2-s4'/ 8FS_o|‰•¢¯¾– –lpddr2-timings@0jedec,lpddr2-timings˘–€ÔׄÝRãFPè:˜ì¤õ'úLÿLL:˜|ÃP_%~@+B@3p?plpddr2-timings@1jedec,lpddr2-timings˘–€Ô ëÂÝRãFPè:˜ì¤õ'ú'ÿLL:˜|ÃP_%~@+B@3p?pleds gpio-leds‡default•§heartbeatRpandaboard::status1 X¨ ^heartbeatmmcRpandaboard::status2 X¨^mmc0soundti,abe-twl6040 tPandaBoard}IðŠ©“”¯žHeadset StereophoneHSOLHeadset StereophoneHSORExt SpkHFLExt SpkHFRLine OutAUXLLine OutAUXRHSMICHeadset MicHeadset MicHeadset Mic BiasAFMLLine InAFMRLine Inhsusb1_power_regregulator-fixed ºhsusb1_vbusÉ2Z á2Z  ý¨¯pµÀª ªhsusb1_phyusb-nop-xceiv Ò’Þªž~ ¥main_clk$ø™ ™wl12xx_vmmc‡default•«regulator-fixedºvwl1271Éw@áw@ ý’ ¯p‘ ‘encoder0 ti,tfp410 é¨portsport@0‰endpoint—¬£ £port@1‰endpoint—­¯ ¯connector0dvi-connectorRdviù ®portendpoint—¯­ ­encoder1 ti,tpd12s015$X’’ ’portsport@0‰endpoint—°¢ ¢port@1‰endpoint—±² ²connector1hdmi-connectorRhdmi„aportendpoint—²± ± #address-cells#size-cellscompatibleinterrupt-parenti2c0i2c1i2c2i2c3serial0serial1serial2serial3display0display1device_typeregnext-level-cacheclocksclock-namesclock-latencyoperating-pointscooling-min-levelcooling-max-level#cooling-cellslinux,phandleinterrupt-controller#interrupt-cellscache-unifiedcache-levelinterruptsti,hwmodssramranges#clock-cellsclock-frequencyti,bit-shiftti,max-divti,autoidle-shiftti,index-starts-at-oneti,invert-autoidle-bitclock-multclock-divti,index-power-of-twoti,dividersti,clock-divti,clock-multti,set-rate-parentpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsstatusdmasdma-namesgpmc,num-csgpmc,num-waitpinsti,no-idle-on-initinterrupts-extended#hwlock-cellsregulator-always-onusb-supply#pwm-cells#io-channel-cellsti,audpwron-gpiovio-supplyv2v1-supplyenable-active-highti,spi-num-csti,dual-voltti,needs-special-resetpbias-supplyvmmc-supplybus-widthnon-removablecap-power-off-cardref-clock-frequency#iommu-cellsti,iommu-bus-err-backreg-namesinterrupt-namesti,buffer-sizephy-typehw-caps-read-idle-ctrlhw-caps-ll-interfacehw-caps-temp-alertcs1-useddevice-handlectrl-module#phy-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,timer-alwonti,timer-dspti,timer-pwmport1-modephysusb-phyphy-namesmultipointnum-epsram-bitsinterface-typepowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infovdd-supplyvdda-supplyremote-endpointdata-lines#thermal-sensor-cellspolling-delay-passivepolling-delaythermal-sensorstemperaturehysteresistripcooling-devicedensityio-widthtRPab-min-tcktRCD-min-tcktWR-min-tcktRASmin-min-tcktRRD-min-tcktWTR-min-tcktXP-min-tcktRTP-min-tcktCKE-min-tcktCKESR-min-tcktFAW-min-tckmin-freqmax-freqtRPabtRCDtWRtRAS-mintRRDtWTRtXPtRTPtCKESRtDQSCK-maxtFAWtZQCStZQCLtZQinittRAS-max-nstDQSCK-max-deratedlabelgpioslinux,default-triggerti,modelti,mclk-freqti,mcpdmti,twl6040ti,audio-routingstartup-delay-usregulator-boot-onreset-gpiosvcc-supplypowerdown-gpiosdigitalddc-i2c-bus