Ð þí·HD(sü€Foundation-v8A$arm,foundation-aarch64arm,vexpress"1chosen=serial0:115200n8aliases/I/bus@8000000/iofpga-bus@300000000/serial@90000/Q/bus@8000000/iofpga-bus@300000000/serial@a0000/Y/bus@8000000/iofpga-bus@300000000/serial@b0000/a/bus@8000000/iofpga-bus@300000000/serial@c0000cpus"1cpu@0icpu arm,armv8uy Šspin-table˜€ÿøcpu@1icpu arm,armv8uy Šspin-table˜€ÿøcpu@2icpu arm,armv8uy Šspin-table˜€ÿøcpu@3icpu arm,armv8uy Šspin-table˜€ÿøl2-cache0cache©µÃmemory@80000000imemory u€€€€timerarm,armv8-timer0Ë   Öõápmuarm,armv8-pmuv30Ë<=>?spe-pmu'arm,statistical-profiling-extension-v1 Ëwatchdog@2a440000arm,sbsa-gwdt u*D*E Ëæclock-24000000 fixed-clockòÖn6 ÿv2m:clk24mhzÃclock-1000000 fixed-clockòÖB@ÿv2m:refclk1mhzclock-32768 fixed-clockòÖ€ÿv2m:refclk32khzbus@8000000arm,vexpress,v2m-p1simple-bus"1x  *?`=            !!""##$$%%&&''(())**ethernet@202000000smsc,lan91c111 uËiofpga-bus@300000000 simple-bus"1 sysreg@10000arm,vexpress-sysreguserial@90000arm,pl011arm,primecellu ËKRuartclkapb_pclkserial@a0000arm,pl011arm,primecellu ËKRuartclkapb_pclkserial@b0000arm,pl011arm,primecellu ËKRuartclkapb_pclkserial@c0000arm,pl011arm,primecellu ËKRuartclkapb_pclkvirtio@130000 virtio,mmiouË*interrupt-controller@2c001000arm,gic-400arm,cortex-a15-gic"^@u,, ,@ ,`  Ë Ã modelcompatibleinterrupt-parent#address-cells#size-cellsstdout-pathserial0serial1serial2serial3device_typeregnext-level-cacheenable-methodcpu-release-addrcache-levelcache-unifiedphandleinterruptsclock-frequencytimeout-sec#clock-cellsclock-output-namesranges#interrupt-cellsinterrupt-map-maskinterrupt-mapclocksclock-namesinterrupt-controller