#i8,(2= C,Qualcomm Technologies, Inc. X1E001DE Snapdragon Devkit for Windows12qcom,x1e001de-devkitqcom,x1e001deqcom,x1e80100chosen=serial0:115200n8clocksxo-board 2fixed-clockIYfsleep-clk 2fixed-clockIYf3bi-tcxo-div2-clk2fixed-factor-clockYnuf2bi-tcxo-ao-div2-clk2fixed-factor-clockYnufcpus cpu@0cpu 2qcom,oryonpsci  psciperffl2-cache2cachefcpu@100cpu 2qcom,oryonpsci  psciperffcpu@200cpu 2qcom,oryonpsci  psciperffcpu@300cpu 2qcom,oryonpsci  psciperffcpu@10000cpu 2qcom,oryonpsci   psciperffl2-cache2cachef cpu@10100cpu 2qcom,oryonpsci   psciperffcpu@10200cpu 2qcom,oryonpsci   psciperffcpu@10300cpu 2qcom,oryonpsci   psciperffcpu@20000cpu 2qcom,oryonpsci  psciperffl2-cache2cachefcpu@20100cpu 2qcom,oryonpsci  psciperffcpu@20200cpu 2qcom,oryonpsci  psciperffcpu@20300cpu 2qcom,oryonpsci  psciperffcpu-mapcluster0core0core1core2core3cluster1core0core1core2core3cluster2fcore0core1core2core3idle-statespscicpu-sleep-02arm,idle-stateret,=MXf(domain-idle-statescluster-sleep-02domain-idle-stateD,^=M f+cluster-sleep-12domain-idle-stateT,=MXf,dummy-sink2arm,coresight-dummy-sinkin-portsportendpoint^fOfirmwarescm2qcom,scm-x1e80100qcom,scmn !|"fscmi 2arm,scmi##txrx$% protocol@13finterconnect-02qcom,x1e80100-clk-virt&f>interconnect-12qcom,x1e80100-mc-virt&f!memory@80000000memorypmu2arm,armv8-pmuv3 psci 2arm,psci-1.0smcpower-domain-cpu0'(fpower-domain-cpu1'(fpower-domain-cpu2'(fpower-domain-cpu3'(fpower-domain-cpu4)(f power-domain-cpu5)(f power-domain-cpu6)(f power-domain-cpu7)(f power-domain-cpu8*(fpower-domain-cpu9*(fpower-domain-cpu10*(fpower-domain-cpu11*(fpower-domain-cpu-cluster0+,-f'power-domain-cpu-cluster1+,-f)power-domain-cpu-cluster2+,-f*power-domain-systemf-reserved-memory gunyah-hyp@80000000fhyp-elf-package@80800000 fncc@80a00000@fcpucp-log@80e00000fcpucp@80e40000Tfreserved-region@813800008tags-region@81400000@fxbl-dtlog@81a00000fxbl-ramdump@81a40000faop-image@81c00000faop-cmd-db@81c60000 2qcom,cmd-dbfaop-config@81c80000ftme-crash-dump@81ca0000ftme-log@81ce0000@fuefi-log@81ce4000@fsecdata-apss@81cff000fpdp-ns-shared@81e00000fgpu-prr@81f00000ftpm-control@81f10000fusb-ucsi-shared@81f20000fpld-pep@81f30000`fpld-gmu@81f36000`fpld-pdp@81f37000pftz-stat@82700000pfxbl-tmp-buffer@82800000fadsp-rpc-remote-heap@84b00000fspu-secure-shared-memory@853000000fadsp-boot-dtb@866c0000lfspss-region@86700000p@fadsp-boot@86b00000fvideo@87700000ppfadspslpi@87e00000fq6-adsp-dtb@8b800000fcdsp@8b900000fq6-cdsp-dtb@8d900000fgpu-microcode@8d9fe000 fcvp@8da00000pfcamera@8e100000fav1-encoder@8e900000pfreserved-region@8f000000wpss@8fa00000fq6-wpss-dtb@913000000fxbl-sc@d8000000freserved-region@d8040000 qtee@d80e0000Rfta@d8600000`ftags@e1000000jfllcc-lpi@ff800000`fsmem@ffe00000 2qcom,smem .flinux,cma2shared-dma-poolopp-table-qup100mhz2operating-points-v2fJopp-750000000xh7/opp-100000000070opp-table-qup120mhz2operating-points-v2fCopp-750000000xh7/opp-1200000000'70smp2p-adsp 2qcom,smp2pE1 1Ycrmaster-kernelmaster-kernelfslave-kernel slave-kernelfsmp2p-cdsp 2qcom,smp2pE1 1Y^crmaster-kernelmaster-kernelfslave-kernel slave-kernelfsoc@0 2simple-bus fclock-controller@1000002qcom,x1e80100-gcc n23456789:;Yf=mailbox@4080002qcom,x1e80100-ipccqcom,ipcc@ f1dma-controller@800000*2qcom,x1e80100-gpi-dmaqcom,sm6350-gpi-dma > <6 #disabledfAgeniqup@8c00002qcom,geni-se-qup n== *m-ahbs-ahb <# #okayfi2c@8800002qcom,geni-i2c@ (n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXBbdefault  #disabledfspi@8800002qcom,geni-spi@ (n=*seHn>>?@ !6qup-corequp-configqup-memory;pC IAANtxrxXDEbdefault  #disabledfi2c@8840002qcom,geni-i2c@@ )n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXFbdefault  #disabledfspi@8840002qcom,geni-spi@@ )n=*seHn>>?@ !6qup-corequp-configqup-memory;pC IAANtxrxXGHbdefault  #disabledfi2c@8880002qcom,geni-i2c@ *n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXIbdefault  #disabledfspi@8880002qcom,geni-spi@ *n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IAANtxrxXKLbdefault  #disabledfi2c@88c0002qcom,geni-i2c@ +n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXMbdefault  #disabledfspi@88c0002qcom,geni-spi@ +n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IAANtxrxXNObdefault  #disabledfi2c@8900002qcom,geni-i2c@ ,n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXPbdefault  #disabledf spi@8900002qcom,geni-spi@ ,n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IAANtxrxXQRbdefault  #disabledf i2c@8940002qcom,geni-i2c@@ -n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXSbdefault  #disabledf spi@8940002qcom,geni-spi@@ -n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IAANtxrxXTUbdefault  #disabledf serial@8940002qcom,geni-debug-uart@@ -n=*se0n>>?@6qup-corequp-config;pJXVbdefault#okayf i2c@8980002qcom,geni-i2c@ n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXWbdefault  #disabledfspi@8980002qcom,geni-spi@ n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IAANtxrxXXYbdefault  #disabledfi2c@89c0002qcom,geni-i2c@ n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IAANtxrxXZbdefault  #disabledfspi@89c0002qcom,geni-spi@ n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IAANtxrxX[\bdefault  #disabledfdma-controller@a00000*2qcom,x1e80100-gpi-dmaqcom,sm6350-gpi-dma      > <6 #disabledf^geniqup@ac00002qcom,geni-se-qup n== *m-ahbs-ahb <# #okayfi2c@a800002qcom,geni-i2c@  n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxX_bdefault  #disabledfspi@a800002qcom,geni-spi@  n=*seHn>>?@]!6qup-corequp-configqup-memory;pC I^^NtxrxX`abdefault  #disabledfi2c@a840002qcom,geni-i2c@@ !n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXbbdefault  #disabledfspi@a840002qcom,geni-spi@@ !n=*seHn>>?@]!6qup-corequp-configqup-memory;pC I^^NtxrxXcdbdefault  #disabledfi2c@a880002qcom,geni-i2c@ "n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXebdefault  #disabledfspi@a880002qcom,geni-spi@ "n=*seHn>>?@]!6qup-corequp-configqup-memory;pJ I^^NtxrxXfgbdefault  #disabledfi2c@a8c0002qcom,geni-i2c@ #n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXhbdefault  #disabledfspi@a8c0002qcom,geni-spi@ #n=*seHn>>?@]!6qup-corequp-configqup-memory;pJ I^^NtxrxXijbdefault  #disabledfi2c@a900002qcom,geni-i2c@ $n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXkbdefault  #disabledfspi@a900002qcom,geni-spi@ $n=*seHn>>?@]!6qup-corequp-configqup-memory;pJ I^^NtxrxXlmbdefault  #disabledfi2c@a940002qcom,geni-i2c@@ %n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXnbdefault  #disabledfspi@a940002qcom,geni-spi@@ %n=*seHn>>?@]!6qup-corequp-configqup-memory;pJ I^^NtxrxXopbdefault  #disabledfi2c@a980002qcom,geni-i2c@ &n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXqbdefault  #disabledfspi@a980002qcom,geni-spi@ &n=*seHn>>?@]!6qup-corequp-configqup-memory;pJ I^^NtxrxXrsbdefault  #disabledf serial@a980002qcom,geni-uart@ &n=*se0n>>?@6qup-corequp-config;pJXtbdefault #disabledf!i2c@a9c0002qcom,geni-i2c@ 'n=*seHn>>?@]!6qup-corequp-configqup-memory;7/ I^^NtxrxXubdefault  #disabledf"spi@a9c0002qcom,geni-spi@ 'n=*seHn>>?@]!6qup-corequp-configqup-memory;pJ I^^NtxrxXvwbdefault  #disabledf#dma-controller@b00000*2qcom,x1e80100-gpi-dmaqcom,sm6350-gpi-dmaLMNOPQRSTUVW > <V #disabledfxgeniqup@bc00002qcom,geni-se-qup n== *m-ahbs-ahb <C #okayf$i2c@b800002qcom,geni-i2c@ un=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXybdefault  #disabledf%spi@b800002qcom,geni-spi@ un=*seHn>>?@ !6qup-corequp-configqup-memory;pC IxxNtxrxXz{bdefault  #disabledf&i2c@b840002qcom,geni-i2c@@ Gn=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxX|bdefault #okayIf'typec-mux@82parade,ps8830n}~~}} Xbdefaultports port@0endpoint^fport@1endpoint^fport@2endpoint^fspi@b840002qcom,geni-spi@@ Gn=*seHn>>?@ !6qup-corequp-configqup-memory;pC IxxNtxrxXbdefault  #disabledf(i2c@b880002qcom,geni-i2c@ Hn=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXbdefault  #disabledf)serial@b880002qcom,geni-uart@ Hn=*se0n>>?@6qup-corequp-config;pJXbdefault #disabledf*spi@b880002qcom,geni-spi@ Hn=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IxxNtxrxXbdefault  #disabledf+i2c@b8c0002qcom,geni-i2c@ In=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXbdefault #okayIf,typec-mux@82parade,ps8830n   Xbdefaultports port@0endpoint^fport@1endpoint^fport@2endpoint^fspi@b8c0002qcom,geni-spi@ In=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IxxNtxrxXbdefault  #disabledf-i2c@b900002qcom,geni-i2c@ Jn=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXbdefault  #disabledf.spi@b900002qcom,geni-spi@ Jn=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IxxNtxrxXbdefault  #disabledf/i2c@b940002qcom,geni-i2c@@ Kn=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXbdefault #okayIf0redriver@47 2nxp,ptn3222G  Xbdefaultfredriver@4f 2nxp,ptn3222O  Xbdefaultfspi@b940002qcom,geni-spi@@ Kn=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IxxNtxrxXbdefault  #disabledf1i2c@b980002qcom,geni-i2c@ n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXbdefault  #disabledf2spi@b980002qcom,geni-spi@ n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IxxNtxrxXbdefault  #disabledf3i2c@b9c0002qcom,geni-i2c@ n=*seHn>>?@ !6qup-corequp-configqup-memory;7/ IxxNtxrxXbdefault #okayIf4typec-mux@82parade,ps8830n Xbdefaultports port@0endpoint^fport@1endpoint^fport@2endpoint^fspi@b9c0002qcom,geni-spi@ n=*seHn>>?@ !6qup-corequp-configqup-memory;pJ IxxNtxrxXbdefault  #disabledf5thermal-sensor@c271000"2qcom,x1e80100-tsensqcom,tsens-v2 ' " E)uplowcritical9Gfthermal-sensor@c272000"2qcom,x1e80100-tsensqcom,tsens-v2 '  "0E)uplowcritical9Gfthermal-sensor@c273000"2qcom,x1e80100-tsensqcom,tsens-v2 '0 "@E)uplowcritical9Gfthermal-sensor@c274000"2qcom,x1e80100-tsensqcom,tsens-v2 '@ "PE)uplowcritical9Gfphy@fd300082qcom,x1e80100-snps-eusb2-phyqcom,sm8550-snps-eusb2-phy0Tn"*ref]=6#okaydrfphy@fd50002qcom,x1e80100-qmp-usb3-dp-phyP@ n===*auxrefcom_auxusb3_pipe=]=D=O wphycommonY#okayf8ports port@0endpoint^fport@1endpoint^fport@2endpoint^fphy@fd900082qcom,x1e80100-snps-eusb2-phyqcom,sm8550-snps-eusb2-phyTn"*ref]=7#okaydrfphy@fda0002qcom,x1e80100-qmp-usb3-dp-phy@ n= "="=#*auxrefcom_auxusb3_pipe=]=E=P wphycommonY#okayf9ports port@0endpoint^fport@1endpoint^fport@2endpoint^fphy@fde00082qcom,x1e80100-snps-eusb2-phyqcom,sm8550-snps-eusb2-phyTn"*ref]=8#okaydrfphy@fdf0002qcom,x1e80100-qmp-usb3-dp-phy@ n=$"=&='*auxrefcom_auxusb3_pipe=]=F=Q wphycommonY#okayf:ports port@0endpoint^fport@1endpoint^fport@2endpoint^finterconnect@15000002qcom,x1e80100-cnoc-mainPD&finterconnect@16000002qcom,x1e80100-cnoc-cfg`f&f@interconnect@16800002qcom,x1e80100-system-noch&f6interconnect@16c00002qcom,x1e80100-pcie-south-anoclЀ&finterconnect@16d00002qcom,x1e80100-pcie-center-anocmp&f7interconnect@16e00002qcom,x1e80100-aggre1-nocnD&f]interconnect@17000002qcom,x1e80100-aggre2-nocp&f interconnect@17400002qcom,x1e80100-pcie-north-anoct&finterconnect@17500002qcom,x1e80100-usb-center-anocu&f8interconnect@17600002qcom,x1e80100-usb-north-anocvp&finterconnect@17700002qcom,x1e80100-usb-south-anocw&finterconnect@17800002qcom,x1e80100-mmss-nocx&fpcie@1bd0000pci2qcom,pcie-x1e80100`0x x@xx0parfdbielbiatuconfigmhi Tx x0x0@@@lDy/)msi0msi1msi2msi3msi4msi5msi6msi7global8n=T=V=W=^=_==!<*auxcfgbus_masterbus_slaveslave_q2anoc_aggrcnoc_sf_axi =T$0n!? 6pcie-memcpu-pcie]==wpcilink_down=r41pciephy;UUUUUUUUUUUUUUUUKUUUUUUUUp #disabledf9opp-table2operating-points-v2fopp-2500000-10&%7/\Аjopp-5000000-10LK@7/\ jopp-10000000-107/\B@jopp-20000000-101-7/\jopp-5000000-20LK@7/\ jopp-10000000-207/\B@jopp-20000000-201-7/\jopp-40000000-20bZ7/\= jopp-8000000-30z70\jopp-16000000-30$70\ hjopp-32000000-30H70\<jopp-64000000-30А70\x-jopp-16000000-40$70\ hjopp-32000000-40H70\<jopp-64000000-40А70\x-jopp-128000000-40 70\_(jpcie@0pci2pciclass,0604 f:phy@1be0000"2qcom,x1e80100-qmp-gen4x8-pcie-phy0n=X=V"=Y=[=]$*auxcfg_ahbrefrchngpipepipediv2]==wphyphy_nocsr =Y=Ytpcie3_pipe_clk #disabledf4pci@1bf8000pci2qcom,pcie-x1e80100`0p p@ppparfdbielbiatuconfigmhi 8p p0p0lEFGHIJ/)msi0msi1msi2msi3msi4msi5msi6msi7globalKLM8n=v=x=y===="<*auxcfgbus_masterbus_slaveslave_q2anoc_aggrcnoc_sf_axi =v$0n!?6pcie-memcpu-pcie]="=#wpcilink_down= 7r71pciephy;UUUUUUUUKUUUU#okay  bdefaultXf;phy@1bfc000"2qcom,x1e80100-qmp-gen4x4-pcie-phy   0n=z=x" ={=}=$*auxcfg_ahbrefrchngpipepipediv2]=%=$wphyphy_nocsr ={=  "Ytpcie6a_pipe_clk#okayf7pci@1c00000pci2qcom,pcie-x1e80100`0~~@~~0parfdbielbiatuconfigmhi 8~ ~0~0l^_`YVRMN/)msi0msi1msi2msi3msi4msi5msi6msi7globalFGHI8n=k=m=n=t=u==!<*auxcfgbus_masterbus_slaveslave_q2anoc_aggrcnoc_sf_axi =k$0n!? 6pcie-memcpu-pcie]==wpcilink_down=7r61pciephy;UUUU#okay  Xbdefaultf<phy@1c06000"2qcom,x1e80100-qmp-gen3x2-pcie-phy` 0n=k=m"=o=q=s$*auxcfg_ahbrefrchngpipepipediv2]= =wphyphy_nocsr =o=Ytpcie5_pipe_clk#okayf6pci@1c08000pci2qcom,pcie-x1e80100`0||@||parfdbielbiatuconfigmhi 8| |0|0 l/)msi0msi1msi2msi3msi4msi5msi6msi7global8n=`=b=c=i=j==!<*auxcfgbus_masterbus_slaveslave_q2anoc_aggrcnoc_sf_axi =`$0n!? 6pcie-memcpu-pcie]==wpcilink_down=7r51pciephy;UUUU#okay  Xbdefaultf=pcie@0pci f>phy@1c0e000"2qcom,x1e80100-qmp-gen3x2-pcie-phy 0n=`=b"=d=f=h$*auxcfg_ahbrefrchngpipepipediv2]==wphyphy_nocsr =d=Ytpcie4_pipe_clk#okayf5hwlock@1f400002qcom,tcsr-mutexf.clock-controller@1fc00002qcom,x1e80100-tcsrsysconnYf"gpu@3d00000!2qcom,adreno-43050c01qcom,adreno0#kgsl_3d0_reg_memorycx_memcx_dbgc ,p speed_binn?!6gfx-mem#okayfzap-shader3qcom/x1e80100/Thundercomm/DEVKIT/qcdxkmsuc8380.mbnf?opp-table/2operating-points-v2-adrenooperating-points-v2fopp-15000000000Yh/j\ **_=opp-13750000000Qj\ **_=opp-12500000000J|j\ **_=opp-11750000000F j\۳**_=opp-1100000000-00Aj\۳**_=opp-1100000000-10Aj\ **_=opp-10000000000;j\۳*+_=opp-92500000007"a@j@\۳*+_=opp-8000000000/j\*,_=opp-7440000000,Xj\ *._=opp-687000000-00(j\|c*._=opp-687000000-10(j\ *._=opp-5500000000 Uj\\k*(_=opp-3900000000>j@\-*(_=opp-3000000000j8\ *+_=gmu@3d6a000'2qcom,adreno-gmu-x185.1qcom,adreno-gmu0֠P (gmursccgmu_pdc01)hfigmu8n=$=7!*ahbgmucxoaximemnochubdemetcxgx Npfopp-table2operating-points-v2fopp-5500000000 Ujopp-2200000000 j@clock-controller@3d900002qcom,x1e80100-gpuccn2=5=6Yfiommu@3da0000B2qcom,x1e80100-smmu-500qcom,adreno-smmuqcom,smmu-500arm,mmu-500Wd8>?@A n=7=8*hlosbusifaceahbfinterconnect@264000002qcom,x1e80100-gem-noc&@1&f?interconnect@320c00002qcom,x1e80100-nsp-noc2 &fremoteproc@68000002qcom,x1e80100-adsp-pas<E#)wdogfatalreadyhandoverstop-ackn*xo;;lcxlmxn!Nwstop#okay_qcom/x1e80100/Thundercomm/DEVKIT/qcadsp8380.mbnqcom/x1e80100/Thundercomm/DEVKIT/adsp_dtbs.elff@glink-edgeE1 1lpassrfastrpc 2qcom,fastrpcfastrpcglink-apps-dspadsp compute-cb@32qcom,fastrpc-compute-cb<<ccompute-cb@42qcom,fastrpc-compute-cb<<dcompute-cb@52qcom,fastrpc-compute-cb<<ecompute-cb@62qcom,fastrpc-compute-cb<<fcompute-cb@72qcom,fastrpc-compute-cb<<ggpr 2qcom,gpr adsp_apps service@1 2qcom,q6apmavs/audiomsm/adsp/audio_pdfbedais2qcom,q6apm-lpass-daisfdais2qcom,q6apm-dais<<afAservice@2 2qcom,q6prmavs/audiomsm/adsp/audio_pdfBclock-controller2qcom,q6prm-lpass-clocksYfcodec@6aa0000:2qcom,x1e80100-lpass-wsa-macroqcom,sm8550-lpass-wsa-macro(nDfg*mclkmacrodcodecfsgenY twsa2-mclkWSA2fsoundwire@6ab00002qcom,soundwire-v2.0.0n*iface WSA2Xbdefault]wswr_audio_cgcr"1 A?? V  i |       #disabledfCcodec@6ac000082qcom,x1e80100-lpass-rx-macroqcom,sm8550-lpass-rx-macro(n@fg*mclkmacrodcodecfsgenYtmclkfsoundwire@6ad00002qcom,soundwire-v2.0.0n*iface RXXbdefault]wswr_audio_cgcr"1 A V  i  |      #okayfcodec@0,42sdw20217010d00fcodec@6ae000082qcom,x1e80100-lpass-tx-macroqcom,sm8550-lpass-tx-macro(n9fg*mclkmacrodcodecfsgenYtmclkfcodec@6b00000:2qcom,x1e80100-lpass-wsa-macroqcom,sm8550-lpass-wsa-macro(nBfg*mclkmacrodcodecfsgenYtmclkWSAfsoundwire@6b100002qcom,soundwire-v2.0.0n*iface WSAXbdefault]wswr_audio_cgcr"1 A?? V  i |       #disabledfDclock-controller@6b6c00062qcom,x1e80100-lpassaudioccqcom,sc8280xp-lpassaudioccYfsoundwire@6d300002qcom,soundwire-v2.0.0n*iface )corewakeupTX]wswr_audio_cgcrXbdefault"1Vi| #okayfcodec@0,32sdw20217010d004fcodec@6d4400082qcom,x1e80100-lpass-va-macroqcom,sm8550-lpass-va-macro@$n9fg*mclkmacrodcodecYtfsgenfpinctrl@6e80000>2qcom,x1e80100-lpass-lpi-pinctrlqcom,sm8550-lpass-lpi-pinctrl %nfg *coreaudioIYeftx-swr-active-statefclk-pinsqgpio0 vswr_tx_clkdata-pins qgpio1gpio2 vswr_tx_datarx-swr-active-statefclk-pinsqgpio3 vswr_rx_clkdata-pins qgpio4gpio5 vswr_rx_datadmic01-default-statefEclk-pinsqgpio6 vdmic1_clkdata-pinsqgpio7 vdmic1_datadmic23-default-statefFclk-pinsqgpio8 vdmic2_clkdata-pinsqgpio9 vdmic2_datawsa-swr-active-statefclk-pinsqgpio10 vwsa_swr_clkdata-pinsqgpio11 vwsa_swr_datawsa2-swr-active-statefclk-pinsqgpio15 vwsa2_swr_clkdata-pinsqgpio16vwsa2_swr_dataclock-controller@6ea0000,2qcom,x1e80100-lpassccqcom,sc8280xp-lpasscc Yfinterconnect@7e400002qcom,x1e80100-lpass-ag-noc&fGinterconnect@74000002qcom,x1e80100-lpass-lpiaon-noc@&fHinterconnect@74300002qcom,x1e80100-lpass-lpicx-nocC&fmmc@8804000&2qcom,x1e80100-sdhciqcom,sdhci-msm-v5@)hc_irqpwr_irqn==*ifacecorexo < d,܀h;p0n !?@6sdhc-ddrcpu-sdhc#okay GXbdefaultsleep   " *fIopp-table2operating-points-v2fopp-192000000$7opp-5000000007/opp-100000000070opp-2020000000 F7mmc@8844000&2qcom,x1e80100-sdhciqcom,sdhci-msm-v5@)hc_irqpwr_irqn==*ifacecorexo <`d,܀h;p0n !?@6sdhc-ddrcpu-sdhc #disabledfJopp-table2operating-points-v2fopp-192000000$7opp-5000000007/opp-100000000070opp-2020000000 F7phy@88e000082qcom,x1e80100-snps-eusb2-phyqcom,sm8550-snps-eusb2-phyTn" *ref]=9 #disabledfphy@88e100082qcom,x1e80100-snps-eusb2-phyqcom,sm8550-snps-eusb2-phyTn"*ref]=4#okaydrfphy@88e200082qcom,x1e80100-snps-eusb2-phyqcom,sm8550-snps-eusb2-phy Tn"*ref]=5#okaydrfphy@88e30002qcom,x1e80100-qmp-usb3-uni-phy0  n===*auxrefcom_auxpipe]=G=L wphyphy_phy=Ytusb_mp_phy0_pipe_clk#okayfphy@88e50002qcom,x1e80100-qmp-usb3-uni-phyP  n===*auxrefcom_auxpipe]=H=M wphyphy_phy=Ytusb_mp_phy1_pipe_clk#okayfusb@a0f88002qcom,x1e80100-dwc3qcom,dwc3 Hn====== ===R*cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys ==$ 4Er:9 1)pwr_eventdp_hs_phy_irqdm_hs_phy_irqss_phy_irq=7]=A0n!?@%6usb-ddrapps-usb 1 #okayfKusb@a000000 2snps,dwc3  a < r:1usb2-phyusb3-phy ? X p   hostfLports port@0endpoint^fport@1endpoint^fusb@a2f88002qcom,x1e80100-dwc3qcom,dwc3 / Hn====== ===R*cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys ==$ (E21&)pwr_eventdp_hs_phy_irqdm_hs_phy_irq=7]==0n!?@"6usb-ddrapps-usb  1 #disabledfMusb@a200000 2snps,dwc3   <r 1usb2-phy high-speed  fNportendpointfOusb@a4f8800 2qcom,x1e80100-dwc3-mpqcom,dwc3 OHn====== ===R*cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys ==$ E9:58436578l)pwr_event_1pwr_event_2hs_phy_1hs_phy_2dp_hs_phy_1dm_hs_phy_1dp_hs_phy_2dm_hs_phy_2ss_phy_1ss_phy_2=7]=>0n!?@&6usb-ddrapps-usb 1 #okayfPusb@a400000 2snps,dwc3 @ 3 <r1usb2-0usb3-0usb2-1usb3-1 host ? X p  fQusb@a6f88002qcom,x1e80100-dwc3qcom,dwc3 oHn==== == ===R*cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys ==$ 4Es=1)pwr_eventdp_hs_phy_irqdm_hs_phy_irqss_phy_irq=7]=? 1 #okayfRusb@a600000 2snps,dwc3 ` c <  r81usb2-phyusb3-phy ? X p   otg fSports port@0endpoint^fport@1endpoint^fusb@a8f88002qcom,x1e80100-dwc3qcom,dwc3 Hn== === = ===R*cfg_noccoreifacesleepmock_utminoc_aggrnoc_aggr_northnoc_aggr_southnoc_sys = = $ 4Et< /1)pwr_eventdp_hs_phy_irqdm_hs_phy_irqss_phy_irq=7]=@0n!?@$6usb-ddrapps-usb 1 #okayfTusb@a800000 2snps,dwc3  e <` r91usb2-phyusb3-phy ? X p   hostfUports port@0endpoint^fport@1endpoint^fvideo-codec@aa00000$2qcom,x1e80100-irisqcom,sm8550-iris   ; ;venusvcodec0mxcmmcxpn=Y*ifacecorevcodec0_core0n?@*!6cpu-cfgvideo-mem]=Xwbus<@<G #disabledfVopp-table2operating-points-v2fopp-1920000000 q7opp-2400000000N70/opp-3380000000%x700opp-3660000000з7opp-4440000000v7opp-4810000000z@7clock-controller@aaf00002qcom,x1e80100-videocc  n2=X;; 7//Yfdisplay-subsystem@ae000002qcom,x1e80100-mdss mdss Sn =& :] Hn? !!?@6mdp0-memmdp1-memcpu-cfg  < #okayf display-controller@ae010002qcom,x1e80100-dpu   mdpvbifE (n=&  = : F*nrt_busifacelutcorevsyncp ;fWports port@0endpoint^ fport@4endpoint^ fport@5endpoint^fport@6endpoint^fopp-table2operating-points-v2f opp-2000000000 7/opp-3250000000_@70opp-3750000000Z 7opp-51400000007opp-5750000000"E7displayport-controller@ae900002qcom,x1e80100-dpP     E 0n      J*core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelstream_1_pixel     888p;r81dp#okayfXports port@0endpoint^f port@1endpoint ^ `=Av1fopp-table2operating-points-v2fopp-1600000000 h7/opp-2700000000߀70opp-5400000000 /7opp-81000000000G7displayport-controller@ae980002qcom,x1e80100-dpP    E 0n      J*core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelstream_1_pixel     999p;r91dp#okayfYports port@0endpoint^f port@1endpoint ^ `=Av1fopp-table2operating-points-v2fopp-1600000000 h7/opp-2700000000߀70opp-5400000000 /7opp-81000000000G7displayport-controller@ae9a0002qcom,x1e80100-dpP    E 0n  " $ ' ( *J*core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixelstream_1_pixel  % ) + :::p;r:1dp#okayfZports port@0endpoint^fport@1endpoint ^ `=Av1fopp-table2operating-points-v2fopp-1600000000 h7/opp-2700000000߀70opp-5400000000 /7opp-81000000000G7displayport-controller@aea00002qcom,x1e80100-dpP     E (n  - / 2 3;*core_ifacecore_auxctrl_linkctrl_link_ifacestream_pixel  0 4 p;r1dp #disabledf[ports port@0endpoint^fport@1endpointf\opp-table2operating-points-v2fopp-1600000000 h7/opp-2700000000߀70opp-5400000000 /7opp-81000000000G7phy@aec2a002qcom,x1e80100-dp-phy@ * " & n " " *auxcfg_ahbref;Y #disabledf]phy@aec5a002qcom,x1e80100-dp-phy@ Z R V Pn - " *auxcfg_ahbref;Y #disabledfclock-controller@af000002qcom,x1e80100-dispcc dn2=%38899::;7/Yf interrupt-controller@b2200002qcom,x1e80100-pdcqcom,pdc "@dH ,**/ 4ca  0fpower-management@c300000%2qcom,x1e80100-aoss-qmpqcom,aoss-qmp 01E1 1Yfsram@c3f00002qcom,rpmh-stats ?arbiter@c4000002qcom,x1e80100-spmi-pmic-arb0 @0 P@ Dcorechnlsobsrvr < D f^spmi@c42d000 B@ L cnfgintr )periph_irq E f_pmic@02qcom,pm8550qcom,spmi-pmic f`pon@13002qcom,pmk8350-pon hlospbsfapwrkey2qcom,pmk8350-pwrkey Qtfbresin2qcom,pmk8350-resin #disabledfcrtc@61002qcom,pmk8350-rtcab rtcalarmb \ jfdnvram@71002qcom,spmi-sdamq  qfereboot-reason@48H }ffnvram@7e002qcom,spmi-sdam~  ~fgcharge-limit-en@73sfhcharge-limit-end@75uficharge-limit-delta@76vfjgpio@8800!2qcom,pmk8550-gpioqcom,spmi-gpioIeYfpwm2qcom,pmk8550-pwm  #disabledfkpmic@12qcom,pm8550qcom,spmi-pmic fltemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800 2qcom,pm8550-gpioqcom,spmi-gpioIe Yfrtmr0-reset-n-active-stateqgpio10vnormal   fusb0-3p3-reg-en-stateqgpio11vnormal   fled-controller@ee00*2qcom,pm8550-flash-ledqcom,spmi-flash-led #disabledfmpwm!2qcom,pm8550-pwmqcom,pm8350c-pwm  #disabledfnpmic@22qcom,pm8550qcom,spmi-pmic fotemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800"2qcom,pm8550ve-gpioqcom,spmi-gpioIeYfpmic@32qcom,pmc8380qcom,spmi-pmic fptemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800!2qcom,pmc8380-gpioqcom,spmi-gpioIe Yf pmic@42qcom,pmc8380qcom,spmi-pmic fqtemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800!2qcom,pmc8380-gpioqcom,spmi-gpioIe! Yf!pmic@52qcom,pmc8380qcom,spmi-pmic frtemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800!2qcom,pmc8380-gpioqcom,spmi-gpioIe" Yf"usb0-pwr-1p15-en-stateqgpio8vnormal   fpmic@62qcom,pmc8380qcom,spmi-pmic fstemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800!2qcom,pmc8380-gpioqcom,spmi-gpioIe# Yf#pmic@82qcom,pm8550qcom,spmi-pmic fttemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800"2qcom,pm8550ve-gpioqcom,spmi-gpioIe$Yf$pmic@92qcom,pm8550qcom,spmi-pmic  futemp-alarm@a002qcom,spmi-temp-alarm  Gfgpio@8800"2qcom,pm8550ve-gpioqcom,spmi-gpioIe%Yf%usb0-1p8-reg-en-stateqgpio8vnormal   fpmic@c2qcom,pm8010qcom,spmi-pmic   #disabledfvtemp-alarm@24002qcom,spmi-temp-alarm$ $Gfspmi@c432000 C @ M cnfgintr )periph_irq E fwpmic@72qcom,smb2360qcom,spmi-pmic #okayfxphy@fd002qcom,smb2360-eusb2-repeater & 'fpmic@a2qcom,smb2360qcom,spmi-pmic  #okayfyphy@fd002qcom,smb2360-eusb2-repeater & (fpmic@b2qcom,smb2360qcom,spmi-pmic  #okayfzphy@fd002qcom,smb2360-eusb2-repeater & )fpmic@c2qcom,smb2360qcom,spmi-pmic   #disabledf{phy@fd002qcom,smb2360-eusb2-repeaterf|pinctrl@f1000002qcom,x1e80100-tlmm IYe  ,fedp0-hpd-default-stateqgpio119 vedp0_hotf}qup-i2c0-data-clk-state qgpio0gpio1 vqup0_se0 fyqup-i2c1-data-clk-state qgpio4gpio5 vqup0_se1 f|qup-i2c2-data-clk-state qgpio8gpio9 vqup0_se2 fqup-i2c3-data-clk-stateqgpio12gpio13 vqup0_se3 fqup-i2c4-data-clk-stateqgpio16gpio17 vqup0_se4 fqup-i2c5-data-clk-stateqgpio20gpio21 vqup0_se5 fqup-i2c6-data-clk-stateqgpio24gpio25 vqup0_se6 fqup-i2c7-data-clk-stateqgpio14gpio15 vqup0_se7 fqup-i2c8-data-clk-stateqgpio32gpio33 vqup1_se0 f_qup-i2c9-data-clk-stateqgpio36gpio37 vqup1_se1 fbqup-i2c10-data-clk-stateqgpio40gpio41 vqup1_se2 fequp-i2c11-data-clk-stateqgpio44gpio45 vqup1_se3 fhqup-i2c12-data-clk-stateqgpio48gpio49 vqup1_se4 fkqup-i2c13-data-clk-stateqgpio52gpio53 vqup1_se5 fnqup-i2c14-data-clk-stateqgpio56gpio57 vqup1_se6 fqqup-i2c15-data-clk-stateqgpio54gpio55 vqup1_se7 fuqup-i2c16-data-clk-stateqgpio64gpio65 vqup2_se0 fBqup-i2c17-data-clk-stateqgpio68gpio69 vqup2_se1 fFqup-i2c18-data-clk-stateqgpio72gpio73 vqup2_se2 fIqup-i2c19-data-clk-stateqgpio76gpio77 vqup2_se3 fMqup-i2c20-data-clk-stateqgpio80gpio81 vqup2_se4 fPqup-i2c21-data-clk-stateqgpio84gpio85 vqup2_se5 fSqup-i2c22-data-clk-stateqgpio88gpio89 vqup2_se6 fWqup-i2c23-data-clk-stateqgpio86gpio87 vqup2_se7 fZqup-spi0-cs-stateqgpio3 vqup0_se0f{qup-spi0-data-clk-stateqgpio0gpio1gpio2 vqup0_se0fzqup-spi1-cs-stateqgpio7 vqup0_se1fqup-spi1-data-clk-stateqgpio4gpio5gpio6 vqup0_se1fqup-spi2-cs-stateqgpio11 vqup0_se2fqup-spi2-data-clk-stateqgpio8gpio9gpio10 vqup0_se2fqup-spi3-cs-stateqgpio15 vqup0_se3fqup-spi3-data-clk-stateqgpio12gpio13gpio14 vqup0_se3fqup-spi4-cs-stateqgpio19 vqup0_se4fqup-spi4-data-clk-stateqgpio16gpio17gpio18 vqup0_se4fqup-spi5-cs-stateqgpio23 vqup0_se5fqup-spi5-data-clk-stateqgpio20gpio21gpio22 vqup0_se5fqup-spi6-cs-stateqgpio27 vqup0_se6fqup-spi6-data-clk-stateqgpio24gpio25gpio26 vqup0_se6fqup-spi7-cs-stateqgpio13 vqup0_se7fqup-spi7-data-clk-stateqgpio14gpio15gpio12 vqup0_se7fqup-spi8-cs-stateqgpio35 vqup1_se0faqup-spi8-data-clk-stateqgpio32gpio33gpio34 vqup1_se0f`qup-spi9-cs-stateqgpio39 vqup1_se1fdqup-spi9-data-clk-stateqgpio36gpio37gpio38 vqup1_se1fcqup-spi10-cs-stateqgpio43 vqup1_se2fgqup-spi10-data-clk-stateqgpio40gpio41gpio42 vqup1_se2ffqup-spi11-cs-stateqgpio47 vqup1_se3fjqup-spi11-data-clk-stateqgpio44gpio45gpio46 vqup1_se3fiqup-spi12-cs-stateqgpio51 vqup1_se4fmqup-spi12-data-clk-stateqgpio48gpio49gpio50 vqup1_se4flqup-spi13-cs-stateqgpio55 vqup1_se5fpqup-spi13-data-clk-stateqgpio52gpio53gpio54 vqup1_se5foqup-spi14-cs-stateqgpio59 vqup1_se6fsqup-spi14-data-clk-stateqgpio56gpio57gpio58 vqup1_se6frqup-spi15-cs-stateqgpio53 vqup1_se7fwqup-spi15-data-clk-stateqgpio54gpio55gpio52 vqup1_se7fvqup-spi16-cs-stateqgpio67 vqup2_se0fEqup-spi16-data-clk-stateqgpio64gpio65gpio66 vqup2_se0fDqup-spi17-cs-stateqgpio71 vqup2_se1fHqup-spi17-data-clk-stateqgpio68gpio69gpio70 vqup2_se1fGqup-spi18-cs-stateqgpio75 vqup2_se2fLqup-spi18-data-clk-stateqgpio72gpio73gpio74 vqup2_se2fKqup-spi19-cs-stateqgpio79 vqup2_se3fOqup-spi19-data-clk-stateqgpio76gpio77gpio78 vqup2_se3fNqup-spi20-cs-stateqgpio83 vqup2_se4fRqup-spi20-data-clk-stateqgpio80gpio81gpio82 vqup2_se4fQqup-spi21-cs-stateqgpio87 vqup2_se5fUqup-spi21-data-clk-stateqgpio84gpio85gpio86 vqup2_se5fTqup-spi22-cs-stateqgpio91 vqup2_se6fYqup-spi22-data-clk-stateqgpio88gpio89gpio90 vqup2_se6fXqup-spi23-cs-stateqgpio85 vqup2_se7f\qup-spi23-data-clk-stateqgpio86gpio87gpio84 vqup2_se7f[qup-uart2-default-statefcts-pinsqgpio8 vqup0_se2rts-pinsqgpio9 vqup0_se2tx-pinsqgpio10 vqup0_se2rx-pinsqgpio11 vqup0_se2qup-uart14-default-stateftcts-pinsqgpio56 vqup1_se6rts-pinsqgpio57 vqup1_se6tx-pinsqgpio58 vqup1_se6rx-pinsqgpio59 vqup1_se6 qup-uart21-default-statefVtx-pinsqgpio86 vqup2_se5rx-pinsqgpio87 vqup2_se5sdc2-default-statefclk-pins qsdc2_clkcmd-pins qsdc2_cmd  data-pins qsdc2_data  sdc2-sleep-statefclk-pins qsdc2_clkcmd-pins qsdc2_cmd data-pins qsdc2_data eusb3-reset-n-stateqgpio6vgpio feusb6-reset-n-stateqgpio184vgpio fnvme-reg-en-stateqgpio18vgpiofpcie4-default-statefclkreq-n-pinsqgpio147 vpcie4_clk perst-n-pinsqgpio146vgpiowake-n-pinsqgpio148vgpio pcie5-default-statefclkreq-n-pinsqgpio150 vpcie5_clk perst-n-pinsqgpio149vgpiowake-n-pinsqgpio151vgpio pcie6a-default-statefclkreq-n-pinsqgpio153 vpcie6a_clk perst-n-pinsqgpio152vgpiowake-n-pinsqgpio154vgpio rtmr1-reset-n-active-stateqgpio176vgpiofrtmr2-reset-n-active-stateqgpio185vgpiofrtmr1-1p15-reg-en-stateqgpio188vgpiofrtmr1-1p8-reg-en-stateqgpio175vgpiofrtmr1-3p3-reg-en-stateqgpio186vgpiofrtmr2-1p15-reg-en-stateqgpio189vgpiofrtmr2-1p8-reg-en-stateqgpio126vgpiofrtmr2-3p3-reg-en-stateqgpio187vgpiofsdc2-card-det-stateqgpio71vgpio fwcd-reset-n-active-stateqgpio191vgpio fwwan-sw-en-stateqgpio221vgpiofstm@10002000 2arm,coresight-stmarm,primecell  (stm-basestm-stimulus-basen *apb_pclkout-portsportendpoint^*f1tpdm@10003000"2qcom,coresight-tpdmarm,primecell0n *apb_pclk   #disabledout-portsportendpoint^+f,tpda@10004000"2qcom,coresight-tpdaarm,primecell@n *apb_pclkin-ports port@0endpoint^,f+port@1endpoint^-f/out-portsportendpoint^.f0tpdm@1000f000"2qcom,coresight-tpdmarm,primecelln *apb_pclk  out-portsportendpoint^/f-funnel@10041000+2arm,coresight-dynamic-funnelarm,primecelln *apb_pclkin-ports port@6endpoint^0f.port@7endpoint^1f*out-portsportendpoint^2f7funnel@10042000+2arm,coresight-dynamic-funnelarm,primecell n *apb_pclkin-ports port@2endpoint^3f}port@5endpoint^4fGport@6endpoint^5foout-portsportendpoint^6f8funnel@10045000+2arm,coresight-dynamic-funnelarm,primecellPn *apb_pclkin-ports port@0endpoint^7f2port@1endpoint^8f6out-portsportendpoint^9fJtpdm@10800000"2qcom,coresight-tpdmarm,primecelln *apb_pclk @ out-portsportendpoint^:fstpdm@1082c000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 2  H out-portsportendpoint^;fhtpdm@10841000"2qcom,coresight-tpdmarm,primecelln *apb_pclk  out-portsportendpoint^<fftpdm@10844000"2qcom,coresight-tpdmarm,primecell@n *apb_pclk 2  H out-portsportendpoint^=f>funnel@10846000+2arm,coresight-dynamic-funnelarm,primecell`n *apb_pclkin-portsportendpoint^>f=out-portsportendpoint^?fecti@1098b000 2arm,coresight-ctiarm,primecelln *apb_pclktpdm@109d0000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 2  H  #disabledout-portsportendpoint^@fgtpdm@10ac0000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 2  H  #disabledout-portsportendpoint^AfCtpdm@10ac1000"2qcom,coresight-tpdmarm,primecelln *apb_pclk @ out-portsportendpoint^BfDtpda@10ac4000"2qcom,coresight-tpdaarm,primecell@n *apb_pclkin-ports port@8endpoint^CfAport@9 endpoint^DfBout-portsportendpoint^EfFfunnel@10ac5000+2arm,coresight-dynamic-funnelarm,primecellPn *apb_pclkin-portsportendpoint^FfEout-portsportendpoint^Gf4funnel@10b04000+2arm,coresight-dynamic-funnelarm,primecell@n *apb_pclkin-ports port@3endpoint^Hf_port@6endpoint^IfUport@7endpoint^Jf9out-portsportendpoint^KfLtmc@10b05000 2arm,coresight-tmcarm,primecellPn *apb_pclkf~in-portsportendpoint^LfKout-portsportendpoint^MfNreplicator@10b06000/2arm,coresight-dynamic-replicatorarm,primecell`n *apb_pclkin-portsportendpoint^NfMout-portsportendpoint^Oftpda@10b08000"2qcom,coresight-tpdaarm,primecelln *apb_pclkin-ports port@0endpoint^PfVport@1endpoint^QfWport@2endpoint^RfXport@3endpoint^SfYport@4endpoint^TfZout-portsportendpoint^UfItpdm@10b09000"2qcom,coresight-tpdmarm,primecelln *apb_pclk @ out-portsportendpoint^VfPtpdm@10b0a000"2qcom,coresight-tpdmarm,primecelln *apb_pclk @ out-portsportendpoint^WfQtpdm@10b0b000"2qcom,coresight-tpdmarm,primecelln *apb_pclk @ out-portsportendpoint^XfRtpdm@10b0c000"2qcom,coresight-tpdmarm,primecelln *apb_pclk @ out-portsportendpoint^YfStpdm@10b0d000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 2  H out-portsportendpoint^ZfTtpdm@10b20000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 2  H  #disabledout-portsportendpoint^[f\tpda@10b23000"2qcom,coresight-tpdaarm,primecell0n *apb_pclk #disabledin-portsportendpoint^\f[out-portsportendpoint^]f^funnel@10b24000+2arm,coresight-dynamic-funnelarm,primecell@n *apb_pclk #disabledin-portsportendpoint^^f]out-portsportendpoint^_fHtpdm@10c08000"2qcom,coresight-tpdmarm,primecelln *apb_pclk 2  H out-portsportendpoint^`fafunnel@10c0b000+2arm,coresight-dynamic-funnelarm,primecelln *apb_pclkin-ports port@4endpoint^af`out-portsportendpoint^bfrtpdm@10c28000"2qcom,coresight-tpdmarm,primecell€n *apb_pclk 2  H out-portsportendpoint^cfitpdm@10c29000"2qcom,coresight-tpdmarm,primecelln *apb_pclk @ out-portsportendpoint^dfjtpda@10c2b000"2qcom,coresight-tpdaarm,primecell°n *apb_pclkin-ports port@4endpoint^ef?port@13endpoint^ff<port@14endpoint^gf@port@15endpoint^hf;port@1aendpoint^ifcport@1bendpoint^jfdout-portsportendpoint^kflfunnel@10c2c000+2arm,coresight-dynamic-funnelarm,primecelln *apb_pclkin-ports port@0endpoint^lfkport@4endpoint^mfxport@5endpoint^nfout-portsportendpoint^of5tpdm@10c38000"2qcom,coresight-tpdmarm,primecellÀn *apb_pclk @ out-portsportendpoint^pfttpdm@10c39000"2qcom,coresight-tpdmarm,primecellÐn *apb_pclk @ out-portsportendpoint^qfutpda@10c3c000"2qcom,coresight-tpdaarm,primecelln *apb_pclkin-ports port@4endpoint^rfbport@fendpoint^sf:port@10endpoint^tfpport@11endpoint^ufqout-portsportendpoint^vfwfunnel@10c3d000+2arm,coresight-dynamic-funnelarm,primecelln *apb_pclkin-portsportendpoint^wfvout-portsportendpoint^xfmtpdm@10cc1000"2qcom,coresight-tpdmarm,primecelln *apb_pclk @  2  H  #disabledout-portsportendpoint^yfztpda@10cc4000"2qcom,coresight-tpdaarm,primecell@n *apb_pclkin-ports port@2endpoint^zfyout-portsportendpoint^{f|funnel@10cc5000+2arm,coresight-dynamic-funnelarm,primecellPn *apb_pclkin-portsportendpoint^|f{out-portsportendpoint^}f3funnel@10d04000+2arm,coresight-dynamic-funnelarm,primecell@n *apb_pclkin-ports port@6endpoint^~fout-portsportendpoint^fntpdm@10d08000"2qcom,coresight-tpdmarm,primecellЀn *apb_pclk  out-portsportendpoint^ftpdm@10d09000"2qcom,coresight-tpdmarm,primecellАn *apb_pclk  out-portsportendpoint^ftpdm@10d0a000"2qcom,coresight-tpdmarm,primecellРn *apb_pclk  out-portsportendpoint^ftpdm@10d0b000"2qcom,coresight-tpdmarm,primecellаn *apb_pclk  out-portsportendpoint^ftpdm@10d0c000"2qcom,coresight-tpdmarm,primecelln *apb_pclk  out-portsportendpoint^ftpdm@10d0d000"2qcom,coresight-tpdmarm,primecelln *apb_pclk  out-portsportendpoint^ftpdm@10d0e000"2qcom,coresight-tpdmarm,primecelln *apb_pclk  out-portsportendpoint^ftpdm@10d0f000"2qcom,coresight-tpdmarm,primecelln *apb_pclk  out-portsportendpoint^ftpda@10d12000"2qcom,coresight-tpdaarm,primecell n *apb_pclkin-ports port@0endpoint^fport@1endpoint^fport@2endpoint^fport@3endpoint^fport@4endpoint^fport@5endpoint^fport@6endpoint^fport@7endpoint^fout-portsportendpoint^ffunnel@10d13000+2arm,coresight-dynamic-funnelarm,primecell0n *apb_pclkin-portsportendpoint^fout-portsportendpoint^f~iommu@1500000012qcom,x1e80100-smmu-500qcom,smmu-500arm,mmu-500Aabcdefghijklmnopqrstuv;<=>?@ABCDEFGHIJKLMNOPQRSTUVWXYWdf<iommu@15400000 2arm,smmu-v3@W$)eventqgerrorcmdq-sync #reservedfinterrupt-controller@17000000 2arm,gic-v3 0   Z q fmsi-controller@170400002arm,gic-v3-its  fmailbox@174300002qcom,x1e80100-cpucp-mbox C f#rsc@175000002qcom,rpmh-rsc0PQRdrv-0drv-1drv-2$    apps_rsc-fbcm-voter2qcom,bcm-voterf&clock-controller2qcom,x1e80100-rpmh-clkn*xoYfpower-controller2qcom,x1e80100-rpmhpdpf;opp-table2operating-points-v2fopp-16jfopp-48j0fopp-52j4fopp-56j8fopp-60j<fopp-64j@f/opp-80jPfopp-128jf0opp-144jfopp-192jfopp-256jfopp-320j@fopp-336jPfopp-384jfopp-416jfregulators-02qcom,pm8550-rpmh-regulators b     $ 6 G X g vbob1 vreg_bob1 - opp-1\q@opp-2\|opp-3\opp-4\Ȁopp-5\`@pmu@240b6400*2qcom,x1e80100-cpu-bwmonqcom,sdm845-bwmon$ d En?? psystem-cache-controller@250000002qcom,x1e80100-llcc% % %@ %` % % % % & & llcc0_basellcc1_basellcc2_basellcc3_basellcc4_basellcc5_basellcc6_basellcc7_basellcc_broadcast_basellcc_broadcast_and_base  remoteproc@323000002qcom,x1e80100-cdsp-pas20@EB#)wdogfatalreadyhandoverstop-ackn*xo;; ;  cxmxcnspn!Nwstop#okay_qcom/x1e80100/Thundercomm/DEVKIT/qccdsp8380.mbnqcom/x1e80100/Thundercomm/DEVKIT/cdsp_dtbs.elffglink-edgeE1 1cdsprfastrpc 2qcom,fastrpcfastrpcglink-apps-dspcdsp compute-cb@12qcom,fastrpc-compute-cb <  compute-cb@22qcom,fastrpc-compute-cb <  compute-cb@32qcom,fastrpc-compute-cb <  compute-cb@42qcom,fastrpc-compute-cb <  compute-cb@52qcom,fastrpc-compute-cb <  compute-cb@62qcom,fastrpc-compute-cb <  compute-cb@72qcom,fastrpc-compute-cb <  compute-cb@82qcom,fastrpc-compute-cb <  compute-cb@102qcom,fastrpc-compute-cb  < compute-cb@112qcom,fastrpc-compute-cb  < compute-cb@122qcom,fastrpc-compute-cb  <  compute-cb@132qcom,fastrpc-compute-cb  <  timer2arm,armv8-timer0   thermal-zonesfaoss0-thermal ^tripstrip-point0 n_ zhotaoss0-critical n8 z criticalcpu0-0-top-thermal ^tripscpu-critical n8 z criticalcpu0-0-btm-thermal ^tripscpu-critical n8 z criticalcpu0-1-top-thermal ^tripscpu-critical n8 z criticalcpu0-1-btm-thermal ^tripscpu-critical n8 z criticalcpu0-2-top-thermal ^tripscpu-critical n8 z criticalcpu0-2-btm-thermal ^tripscpu-critical n8 z criticalcpu0-3-top-thermal ^tripscpu-critical n8 z criticalcpu0-3-btm-thermal ^tripscpu-critical n8 z criticalcpuss0-top-thermal ^ tripscpuss2-critical n8 z criticalcpuss0-btm-thermal ^ tripscpuss2-critical n8 z criticalmem-thermal ^ tripstrip-point0 n_ zhotmem-critical n8 z criticalvideo-thermal ^ tripstrip-point0 n_ zhotvideo-critical n8 z criticalaoss1-thermal ^tripstrip-point0 n_ zhotaoss0-critical n8 z criticalcpu1-0-top-thermal ^tripscpu-critical n8 z criticalcpu1-0-btm-thermal ^tripscpu-critical n8 z criticalcpu1-1-top-thermal ^tripscpu-critical n8 z criticalcpu1-1-btm-thermal ^tripscpu-critical n8 z criticalcpu1-2-top-thermal ^tripscpu-critical n8 z criticalcpu1-2-btm-thermal ^tripscpu-critical n8 z criticalcpu1-3-top-thermal ^tripscpu-critical n8 z criticalcpu1-3-btm-thermal ^tripscpu-critical n8 z criticalcpuss1-top-thermal ^ tripscpuss2-critical n8 z criticalcpuss1-btm-thermal ^ tripscpuss2-critical n8 z criticalaoss2-thermal ^tripstrip-point0 n_ zhotaoss0-critical n8 z criticalcpu2-0-top-thermal ^tripscpu-critical n8 z criticalcpu2-0-btm-thermal ^tripscpu-critical n8 z criticalcpu2-1-top-thermal ^tripscpu-critical n8 z criticalcpu2-1-btm-thermal ^tripscpu-critical n8 z criticalcpu2-2-top-thermal ^tripscpu-critical n8 z criticalcpu2-2-btm-thermal ^tripscpu-critical n8 z criticalcpu2-3-top-thermal ^tripscpu-critical n8 z criticalcpu2-3-btm-thermal ^tripscpu-critical n8 z criticalcpuss2-top-thermal ^ tripscpuss2-critical n8 z criticalcpuss2-btm-thermal ^ tripscpuss2-critical n8 z criticalaoss3-thermal ^tripstrip-point0 n_ zhotaoss0-critical n8 z criticalnsp0-thermal ^tripstrip-point0 n_ zhotnsp0-critical n8 z criticalnsp1-thermal ^tripstrip-point0 n_ zhotnsp1-critical n8 z criticalnsp2-thermal ^tripstrip-point0 n_ zhotnsp2-critical n8 z criticalnsp3-thermal ^tripstrip-point0 n_ zhotnsp3-critical n8 z criticalgpuss-0-thermal  ^cooling-mapsmap0  tripstrip-point0 ns zpassivefgpu-critical n8 z criticalgpuss-1-thermal  ^cooling-mapsmap0  tripstrip-point0 ns zpassivefgpu-critical n8 z criticalgpuss-2-thermal  ^cooling-mapsmap0  tripstrip-point0 ns zpassivefgpu-critical n8 z criticalgpuss-3-thermal  ^cooling-mapsmap0  tripstrip-point0 ns zpassivefgpu-critical n8 z criticalgpuss-4-thermal  ^ cooling-mapsmap0  tripstrip-point0 ns zpassivefgpu-critical n8 z criticalgpuss-5-thermal  ^ cooling-mapsmap0  tripstrip-point0 ns zpassivefgpu-critical n8 z criticalgpuss-6-thermal  ^ cooling-mapsmap0  tripstrip-point0 ns zpassivefgpu-critical n8 z criticalgpuss-7-thermal  ^ cooling-mapsmap0  tripstrip-point0 ns zpassivefgpu-critical n8 z criticalcamera0-thermal ^ tripstrip-point0 n_ zhotcamera0-critical n8 z criticalcamera1-thermal ^tripstrip-point0 n_ zhotcamera0-critical n8 z criticalpm8550-thermal d ^tripstrip0 ns zpassivetrip1 n8 zhotpm8550ve-2-thermal d ^tripstrip0 ns zpassivetrip1 n8 zhotpmc8380-3-thermal d ^tripstrip0 ns zpassivetrip1 n8 zhotpmc8380-4-thermal d ^tripstrip0 ns zpassivetrip1 n8 zhotpmc8380-5-thermal d ^tripstrip0 ns zpassivetrip1 n8 zhotpmc8380-6-thermal d ^ftripstrip0 ns zpassivetrip1 n8 zhotpm8550ve-8-thermal d ^tripstrip0 ns zpassivetrip1 n8 zhotpm8550ve-9-thermal d ^tripstrip0 ns zpassivetrip1 n8 zhotpm8010-thermal d ^tripstrip0 ns zpassivetrip1 n8 zhotaliases$ /soc@0/geniqup@8c0000/serial@894000audio-codec2qcom,wcd9385-codecbdefaultX w@ w@ w@ w@ $I     >eP fpmic-glink@2qcom,x1e80100-pmic-glinkqcom,sm8550-pmic-glinkqcom,pmic-glink $y{}connector@02usb-c-connectordual dualports port@0endpoint^fport@1endpoint^fport@2endpoint^fconnector@12usb-c-connectordual hostports port@0endpoint^fport@1endpoint^fport@2endpoint^fconnector@22usb-c-connectordual hostports port@0endpoint^fport@1endpoint^fport@2endpoint^fsound2qcom,x1e80100-sndcard,X1E001DE-DEVKITNIN1_HPHLHPHL_OUTIN2_HPHRHPHR_OUTAMIC2MIC BIAS2TX SWR_INPUT1ADC2_OUTPUTwcd-playback-dai-link #WCD Playbackcpu-qcodec-platform-wcd-capture-dai-link #WCD Capturecpu-xcodec-platform-regulator-nvme2regulator-fixed VREG_NVME_3P3 2Z 2Z 7<bdefaultXOfregulator-rtmr0-1p152regulator-fixed VREG_RTMR0_1P15 0 0 7"<XbdefaultOfregulator-rtmr0-1p82regulator-fixed VREG_RTMR0_1P8 w@ w@ 7%<XbdefaultOfregulator-rtmr0-3p32regulator-fixed VREG_RTMR0_3P3 2Z 2Z 7 <XbdefaultOfregulator-rtmr1-1p152regulator-fixed VREG_RTMR1_1P15 0 0 7<XbdefaultOfregulator-rtmr1-1p82regulator-fixed VREG_RTMR1_1P8 w@ w@ 7<XbdefaultOfregulator-rtmr1-3p32regulator-fixed VREG_RTMR1_3P3 2Z 2Z 7<XbdefaultOfregulator-rtmr2-1p152regulator-fixed VREG_RTMR2_1P15 0 0 7<XbdefaultOf}regulator-rtmr2-1p82regulator-fixed VREG_RTMR2_1P8 w@ w@ 7~<XbdefaultOfregulator-rtmr2-3p32regulator-fixed VREG_RTMR2_3P3 2Z 2Z 7<XbdefaultOf~regulator-vph-pwr2regulator-fixed vph_pwr 8u  8u  Ofregulator-wwan2regulator-fixed SDX_VPH_PWR 2Z 2Z 7<XbdefaultOf__symbols__a/clocks/xo-boardj/clocks/sleep-clkt/clocks/bi-tcxo-div2-clk/clocks/bi-tcxo-ao-div2-clk /cpus/cpu@0/cpus/cpu@0/l2-cache/cpus/cpu@100/cpus/cpu@200/cpus/cpu@300/cpus/cpu@10000/cpus/cpu@10000/l2-cache/cpus/cpu@10100/cpus/cpu@10200/cpus/cpu@10300/cpus/cpu@20000/cpus/cpu@20000/l2-cache/cpus/cpu@20100/cpus/cpu@20200/cpus/cpu@20300/cpus/cpu-map/cluster2/cpus/idle-states/cpu-sleep-0)/cpus/domain-idle-states/cluster-sleep-0)/cpus/domain-idle-states/cluster-sleep-1#/dummy-sink/in-ports/port/endpoint/firmware/scm/firmware/scmi/protocol@13'/interconnect-00/interconnect-18/psci/power-domain-cpu0@/psci/power-domain-cpu1H/psci/power-domain-cpu2P/psci/power-domain-cpu3X/psci/power-domain-cpu4`/psci/power-domain-cpu5h/psci/power-domain-cpu6p/psci/power-domain-cpu7x/psci/power-domain-cpu8/psci/power-domain-cpu9/psci/power-domain-cpu10/psci/power-domain-cpu11 /psci/power-domain-cpu-cluster0 /psci/power-domain-cpu-cluster1 /psci/power-domain-cpu-cluster2/psci/power-domain-system%/reserved-memory/gunyah-hyp@80000000*/reserved-memory/hyp-elf-package@80800000/reserved-memory/ncc@80a00000$/reserved-memory/cpucp-log@80e00000 /reserved-memory/cpucp@80e40000& /reserved-memory/tags-region@81400000$/reserved-memory/xbl-dtlog@81a00000&"/reserved-memory/xbl-ramdump@81a40000$2/reserved-memory/aop-image@81c00000%@/reserved-memory/aop-cmd-db@81c60000%O/reserved-memory/aop-config@81c80000)^/reserved-memory/tme-crash-dump@81ca0000"q/reserved-memory/tme-log@81ce0000#}/reserved-memory/uefi-log@81ce4000'/reserved-memory/secdata-apss@81cff000(/reserved-memory/pdp-ns-shared@81e00000"/reserved-memory/gpu-prr@81f00000&/reserved-memory/tpm-control@81f10000*/reserved-memory/usb-ucsi-shared@81f20000"/reserved-memory/pld-pep@81f30000"/reserved-memory/pld-gmu@81f36000"/reserved-memory/pld-pdp@81f37000"/reserved-memory/tz-stat@82700000) /reserved-memory/xbl-tmp-buffer@82800000/ /reserved-memory/adsp-rpc-remote-heap@84b0000039/reserved-memory/spu-secure-shared-memory@85300000(V/reserved-memory/adsp-boot-dtb@866c0000&h/reserved-memory/spss-region@86700000$x/reserved-memory/adsp-boot@86b00000 /reserved-memory/video@87700000#/reserved-memory/adspslpi@87e00000&/reserved-memory/q6-adsp-dtb@8b800000/reserved-memory/cdsp@8b900000&/reserved-memory/q6-cdsp-dtb@8d900000(/reserved-memory/gpu-microcode@8d9fe000/reserved-memory/cvp@8da00000!/reserved-memory/camera@8e100000&/reserved-memory/av1-encoder@8e900000/reserved-memory/wpss@8fa00000&/reserved-memory/q6-wpss-dtb@91300000!/reserved-memory/xbl-sc@d8000000/reserved-memory/qtee@d80e0000(/reserved-memory/ta@d8600000//reserved-memory/tags@e1000000#9/reserved-memory/llcc-lpi@ff800000F/reserved-memory/smem@ffe00000O/opp-table-qup100mhzd/opp-table-qup120mhzy/smp2p-adsp/master-kernel/smp2p-adsp/slave-kernel/smp2p-cdsp/master-kernel/smp2p-cdsp/slave-kernel/soc@0/soc@0/clock-controller@100000/soc@0/mailbox@408000/soc@0/dma-controller@800000/soc@0/geniqup@8c0000!/soc@0/geniqup@8c0000/i2c@880000!/soc@0/geniqup@8c0000/spi@880000!/soc@0/geniqup@8c0000/i2c@884000!/soc@0/geniqup@8c0000/spi@884000!/soc@0/geniqup@8c0000/i2c@888000!/soc@0/geniqup@8c0000/spi@888000!/soc@0/geniqup@8c0000/i2c@88c000!/soc@0/geniqup@8c0000/spi@88c000!/soc@0/geniqup@8c0000/i2c@890000!/soc@0/geniqup@8c0000/spi@890000! /soc@0/geniqup@8c0000/i2c@894000!/soc@0/geniqup@8c0000/spi@894000$/soc@0/geniqup@8c0000/serial@894000! /soc@0/geniqup@8c0000/i2c@898000!&/soc@0/geniqup@8c0000/spi@898000!,/soc@0/geniqup@8c0000/i2c@89c000!2/soc@0/geniqup@8c0000/spi@89c0008/soc@0/dma-controller@a00000A/soc@0/geniqup@ac0000!I/soc@0/geniqup@ac0000/i2c@a80000!N/soc@0/geniqup@ac0000/spi@a80000!S/soc@0/geniqup@ac0000/i2c@a84000!X/soc@0/geniqup@ac0000/spi@a84000!]/soc@0/geniqup@ac0000/i2c@a88000!c/soc@0/geniqup@ac0000/spi@a88000!i/soc@0/geniqup@ac0000/i2c@a8c000!o/soc@0/geniqup@ac0000/spi@a8c000!u/soc@0/geniqup@ac0000/i2c@a90000!{/soc@0/geniqup@ac0000/spi@a90000!/soc@0/geniqup@ac0000/i2c@a94000!/soc@0/geniqup@ac0000/spi@a94000!/soc@0/geniqup@ac0000/i2c@a98000!/soc@0/geniqup@ac0000/spi@a98000$/soc@0/geniqup@ac0000/serial@a98000!/soc@0/geniqup@ac0000/i2c@a9c000!/soc@0/geniqup@ac0000/spi@a9c000/soc@0/dma-controller@b00000/soc@0/geniqup@bc0000!/soc@0/geniqup@bc0000/i2c@b80000!/soc@0/geniqup@bc0000/spi@b80000!/soc@0/geniqup@bc0000/i2c@b84000C/soc@0/geniqup@bc0000/i2c@b84000/typec-mux@8/ports/port@0/endpointC/soc@0/geniqup@bc0000/i2c@b84000/typec-mux@8/ports/port@1/endpointC/soc@0/geniqup@bc0000/i2c@b84000/typec-mux@8/ports/port@2/endpoint! /soc@0/geniqup@bc0000/spi@b84000!/soc@0/geniqup@bc0000/i2c@b88000$/soc@0/geniqup@bc0000/serial@b88000!/soc@0/geniqup@bc0000/spi@b88000!/soc@0/geniqup@bc0000/i2c@b8c000C#/soc@0/geniqup@bc0000/i2c@b8c000/typec-mux@8/ports/port@0/endpointC6/soc@0/geniqup@bc0000/i2c@b8c000/typec-mux@8/ports/port@1/endpointCH/soc@0/geniqup@bc0000/i2c@b8c000/typec-mux@8/ports/port@2/endpoint!`/soc@0/geniqup@bc0000/spi@b8c000!e/soc@0/geniqup@bc0000/i2c@b90000!j/soc@0/geniqup@bc0000/spi@b90000!o/soc@0/geniqup@bc0000/i2c@b94000-t/soc@0/geniqup@bc0000/i2c@b94000/redriver@47-/soc@0/geniqup@bc0000/i2c@b94000/redriver@4f!/soc@0/geniqup@bc0000/spi@b94000!/soc@0/geniqup@bc0000/i2c@b98000!/soc@0/geniqup@bc0000/spi@b98000!/soc@0/geniqup@bc0000/i2c@b9c000C/soc@0/geniqup@bc0000/i2c@b9c000/typec-mux@8/ports/port@0/endpointC/soc@0/geniqup@bc0000/i2c@b9c000/typec-mux@8/ports/port@1/endpointC/soc@0/geniqup@bc0000/i2c@b9c000/typec-mux@8/ports/port@2/endpoint!/soc@0/geniqup@bc0000/spi@b9c000/soc@0/thermal-sensor@c271000/soc@0/thermal-sensor@c272000/soc@0/thermal-sensor@c273000/soc@0/thermal-sensor@c274000/soc@0/phy@fd3000/soc@0/phy@fd5000(%/soc@0/phy@fd5000/ports/port@0/endpoint(:/soc@0/phy@fd5000/ports/port@1/endpoint(U/soc@0/phy@fd5000/ports/port@2/endpointl/soc@0/phy@fd9000|/soc@0/phy@fda000(/soc@0/phy@fda000/ports/port@0/endpoint(/soc@0/phy@fda000/ports/port@1/endpoint(/soc@0/phy@fda000/ports/port@2/endpoint/soc@0/phy@fde000/soc@0/phy@fdf000(/soc@0/phy@fdf000/ports/port@0/endpoint( /soc@0/phy@fdf000/ports/port@1/endpoint(%/soc@0/phy@fdf000/ports/port@2/endpoint/soc@0/arbiter@c400000/spmi@c42d000/pmic@4:H/soc@0/arbiter@c400000/spmi@c42d000/pmic@4/temp-alarm@a005]/soc@0/arbiter@c400000/spmi@c42d000/pmic@4/gpio@8800+m/soc@0/arbiter@c400000/spmi@c42d000/pmic@5:w/soc@0/arbiter@c400000/spmi@c42d000/pmic@5/temp-alarm@a005/soc@0/arbiter@c400000/spmi@c42d000/pmic@5/gpio@8800L/soc@0/arbiter@c400000/spmi@c42d000/pmic@5/gpio@8800/usb0-pwr-1p15-en-state+/soc@0/arbiter@c400000/spmi@c42d000/pmic@6:/soc@0/arbiter@c400000/spmi@c42d000/pmic@6/temp-alarm@a005/soc@0/arbiter@c400000/spmi@c42d000/pmic@6/gpio@8800+/soc@0/arbiter@c400000/spmi@c42d000/pmic@8:/soc@0/arbiter@c400000/spmi@c42d000/pmic@8/temp-alarm@a005/soc@0/arbiter@c400000/spmi@c42d000/pmic@8/gpio@8800+/soc@0/arbiter@c400000/spmi@c42d000/pmic@9:/soc@0/arbiter@c400000/spmi@c42d000/pmic@9/temp-alarm@a005//soc@0/arbiter@c400000/spmi@c42d000/pmic@9/gpio@8800K@/soc@0/arbiter@c400000/spmi@c42d000/pmic@9/gpio@8800/usb0-1p8-reg-en-state+P/soc@0/arbiter@c400000/spmi@c42d000/pmic@c;W/soc@0/arbiter@c400000/spmi@c42d000/pmic@c/temp-alarm@2400$i/soc@0/arbiter@c400000/spmi@c432000+s/soc@0/arbiter@c400000/spmi@c432000/pmic@74}/soc@0/arbiter@c400000/spmi@c432000/pmic@7/phy@fd00+/soc@0/arbiter@c400000/spmi@c432000/pmic@a4/soc@0/arbiter@c400000/spmi@c432000/pmic@a/phy@fd00+/soc@0/arbiter@c400000/spmi@c432000/pmic@b4/soc@0/arbiter@c400000/spmi@c432000/pmic@b/phy@fd00+/soc@0/arbiter@c400000/spmi@c432000/pmic@c4/soc@0/arbiter@c400000/spmi@c432000/pmic@c/phy@fd00[/soc@0/pinctrl@f100000./soc@0/pinctrl@f100000/edp0-hpd-default-state/ /soc@0/pinctrl@f100000/qup-i2c0-data-clk-state/ "/soc@0/pinctrl@f100000/qup-i2c1-data-clk-state/ 4/soc@0/pinctrl@f100000/qup-i2c2-data-clk-state/ F/soc@0/pinctrl@f100000/qup-i2c3-data-clk-state/ X/soc@0/pinctrl@f100000/qup-i2c4-data-clk-state/ j/soc@0/pinctrl@f100000/qup-i2c5-data-clk-state/ |/soc@0/pinctrl@f100000/qup-i2c6-data-clk-state/ /soc@0/pinctrl@f100000/qup-i2c7-data-clk-state/ /soc@0/pinctrl@f100000/qup-i2c8-data-clk-state/ /soc@0/pinctrl@f100000/qup-i2c9-data-clk-state0 /soc@0/pinctrl@f100000/qup-i2c10-data-clk-state0 /soc@0/pinctrl@f100000/qup-i2c11-data-clk-state0 /soc@0/pinctrl@f100000/qup-i2c12-data-clk-state0 /soc@0/pinctrl@f100000/qup-i2c13-data-clk-state0!/soc@0/pinctrl@f100000/qup-i2c14-data-clk-state0!#/soc@0/pinctrl@f100000/qup-i2c15-data-clk-state0!6/soc@0/pinctrl@f100000/qup-i2c16-data-clk-state0!I/soc@0/pinctrl@f100000/qup-i2c17-data-clk-state0!\/soc@0/pinctrl@f100000/qup-i2c18-data-clk-state0!o/soc@0/pinctrl@f100000/qup-i2c19-data-clk-state0!/soc@0/pinctrl@f100000/qup-i2c20-data-clk-state0!/soc@0/pinctrl@f100000/qup-i2c21-data-clk-state0!/soc@0/pinctrl@f100000/qup-i2c22-data-clk-state0!/soc@0/pinctrl@f100000/qup-i2c23-data-clk-state)!/soc@0/pinctrl@f100000/qup-spi0-cs-state/!/soc@0/pinctrl@f100000/qup-spi0-data-clk-state)!/soc@0/pinctrl@f100000/qup-spi1-cs-state/!/soc@0/pinctrl@f100000/qup-spi1-data-clk-state)" /soc@0/pinctrl@f100000/qup-spi2-cs-state/"/soc@0/pinctrl@f100000/qup-spi2-data-clk-state)"(/soc@0/pinctrl@f100000/qup-spi3-cs-state/"4/soc@0/pinctrl@f100000/qup-spi3-data-clk-state)"F/soc@0/pinctrl@f100000/qup-spi4-cs-state/"R/soc@0/pinctrl@f100000/qup-spi4-data-clk-state)"d/soc@0/pinctrl@f100000/qup-spi5-cs-state/"p/soc@0/pinctrl@f100000/qup-spi5-data-clk-state)"/soc@0/pinctrl@f100000/qup-spi6-cs-state/"/soc@0/pinctrl@f100000/qup-spi6-data-clk-state)"/soc@0/pinctrl@f100000/qup-spi7-cs-state/"/soc@0/pinctrl@f100000/qup-spi7-data-clk-state)"/soc@0/pinctrl@f100000/qup-spi8-cs-state/"/soc@0/pinctrl@f100000/qup-spi8-data-clk-state)"/soc@0/pinctrl@f100000/qup-spi9-cs-state/"/soc@0/pinctrl@f100000/qup-spi9-data-clk-state*"/soc@0/pinctrl@f100000/qup-spi10-cs-state0#/soc@0/pinctrl@f100000/qup-spi10-data-clk-state*#/soc@0/pinctrl@f100000/qup-spi11-cs-state0#'/soc@0/pinctrl@f100000/qup-spi11-data-clk-state*#:/soc@0/pinctrl@f100000/qup-spi12-cs-state0#G/soc@0/pinctrl@f100000/qup-spi12-data-clk-state*#Z/soc@0/pinctrl@f100000/qup-spi13-cs-state0#g/soc@0/pinctrl@f100000/qup-spi13-data-clk-state*#z/soc@0/pinctrl@f100000/qup-spi14-cs-state0#/soc@0/pinctrl@f100000/qup-spi14-data-clk-state*#/soc@0/pinctrl@f100000/qup-spi15-cs-state0#/soc@0/pinctrl@f100000/qup-spi15-data-clk-state*#/soc@0/pinctrl@f100000/qup-spi16-cs-state0#/soc@0/pinctrl@f100000/qup-spi16-data-clk-state*#/soc@0/pinctrl@f100000/qup-spi17-cs-state0#/soc@0/pinctrl@f100000/qup-spi17-data-clk-state*#/soc@0/pinctrl@f100000/qup-spi18-cs-state0$/soc@0/pinctrl@f100000/qup-spi18-data-clk-state*$/soc@0/pinctrl@f100000/qup-spi19-cs-state0$'/soc@0/pinctrl@f100000/qup-spi19-data-clk-state*$:/soc@0/pinctrl@f100000/qup-spi20-cs-state0$G/soc@0/pinctrl@f100000/qup-spi20-data-clk-state*$Z/soc@0/pinctrl@f100000/qup-spi21-cs-state0$g/soc@0/pinctrl@f100000/qup-spi21-data-clk-state*$z/soc@0/pinctrl@f100000/qup-spi22-cs-state0$/soc@0/pinctrl@f100000/qup-spi22-data-clk-state*$/soc@0/pinctrl@f100000/qup-spi23-cs-state0$/soc@0/pinctrl@f100000/qup-spi23-data-clk-state/$/soc@0/pinctrl@f100000/qup-uart2-default-state0$/soc@0/pinctrl@f100000/qup-uart14-default-state0$/soc@0/pinctrl@f100000/qup-uart21-default-state*$/soc@0/pinctrl@f100000/sdc2-default-state($/soc@0/pinctrl@f100000/sdc2-sleep-state+% /soc@0/pinctrl@f100000/eusb3-reset-n-state+%/soc@0/pinctrl@f100000/eusb6-reset-n-state)%&/soc@0/pinctrl@f100000/nvme-reg-en-state+%2/soc@0/pinctrl@f100000/pcie4-default-state+%@/soc@0/pinctrl@f100000/pcie5-default-state,%N/soc@0/pinctrl@f100000/pcie6a-default-state2%]/soc@0/pinctrl@f100000/rtmr1-reset-n-active-state2%k/soc@0/pinctrl@f100000/rtmr2-reset-n-active-state/%y/soc@0/pinctrl@f100000/rtmr1-1p15-reg-en-state.%/soc@0/pinctrl@f100000/rtmr1-1p8-reg-en-state.%/soc@0/pinctrl@f100000/rtmr1-3p3-reg-en-state/%/soc@0/pinctrl@f100000/rtmr2-1p15-reg-en-state.%/soc@0/pinctrl@f100000/rtmr2-1p8-reg-en-state.%/soc@0/pinctrl@f100000/rtmr2-3p3-reg-en-state+%/soc@0/pinctrl@f100000/sdc2-card-det-state0%/soc@0/pinctrl@f100000/wcd-reset-n-active-state(%/soc@0/pinctrl@f100000/wwan-sw-en-state,&/soc@0/stm@10002000/out-ports/port/endpoint-&/soc@0/tpdm@10003000/out-ports/port/endpoint.&/soc@0/tpda@10004000/in-ports/port@0/endpoint.&+/soc@0/tpda@10004000/in-ports/port@1/endpoint-&9/soc@0/tpda@10004000/out-ports/port/endpoint-&G/soc@0/tpdm@1000f000/out-ports/port/endpoint0&U/soc@0/funnel@10041000/in-ports/port@6/endpoint0&a/soc@0/funnel@10041000/in-ports/port@7/endpoint/&m/soc@0/funnel@10041000/out-ports/port/endpoint0&y/soc@0/funnel@10042000/in-ports/port@2/endpoint0&/soc@0/funnel@10042000/in-ports/port@5/endpoint0&/soc@0/funnel@10042000/in-ports/port@6/endpoint/&/soc@0/funnel@10042000/out-ports/port/endpoint0&/soc@0/funnel@10045000/in-ports/port@0/endpoint0&/soc@0/funnel@10045000/in-ports/port@1/endpoint/&/soc@0/funnel@10045000/out-ports/port/endpoint-&/soc@0/tpdm@10800000/out-ports/port/endpoint-&/soc@0/tpdm@1082c000/out-ports/port/endpoint-&/soc@0/tpdm@10841000/out-ports/port/endpoint-'/soc@0/tpdm@10844000/out-ports/port/endpoint.'/soc@0/funnel@10846000/in-ports/port/endpoint/''/soc@0/funnel@10846000/out-ports/port/endpoint-';/soc@0/tpdm@109d0000/out-ports/port/endpoint-'G/soc@0/tpdm@10ac0000/out-ports/port/endpoint-'V/soc@0/tpdm@10ac1000/out-ports/port/endpoint.'e/soc@0/tpda@10ac4000/in-ports/port@8/endpoint.'s/soc@0/tpda@10ac4000/in-ports/port@9/endpoint-'/soc@0/tpda@10ac4000/out-ports/port/endpoint.'/soc@0/funnel@10ac5000/in-ports/port/endpoint/'/soc@0/funnel@10ac5000/out-ports/port/endpoint0'/soc@0/funnel@10b04000/in-ports/port@3/endpoint0'/soc@0/funnel@10b04000/in-ports/port@6/endpoint0'/soc@0/funnel@10b04000/in-ports/port@7/endpoint/'/soc@0/funnel@10b04000/out-ports/port/endpoint'/soc@0/tmc@10b05000+'/soc@0/tmc@10b05000/in-ports/port/endpoint,'/soc@0/tmc@10b05000/out-ports/port/endpoint2(/soc@0/replicator@10b06000/in-ports/port/endpoint3(/soc@0/replicator@10b06000/out-ports/port/endpoint.(/soc@0/tpda@10b08000/in-ports/port@0/endpoint.(-/soc@0/tpda@10b08000/in-ports/port@1/endpoint.(;/soc@0/tpda@10b08000/in-ports/port@2/endpoint.(I/soc@0/tpda@10b08000/in-ports/port@3/endpoint.(W/soc@0/tpda@10b08000/in-ports/port@4/endpoint-(e/soc@0/tpda@10b08000/out-ports/port/endpoint-(s/soc@0/tpdm@10b09000/out-ports/port/endpoint-(/soc@0/tpdm@10b0a000/out-ports/port/endpoint-(/soc@0/tpdm@10b0b000/out-ports/port/endpoint-(/soc@0/tpdm@10b0c000/out-ports/port/endpoint-(/soc@0/tpdm@10b0d000/out-ports/port/endpoint-(/soc@0/tpdm@10b20000/out-ports/port/endpoint,(/soc@0/tpda@10b23000/in-ports/port/endpoint-(/soc@0/tpda@10b23000/out-ports/port/endpoint.(/soc@0/funnel@10b24000/in-ports/port/endpoint/)/soc@0/funnel@10b24000/out-ports/port/endpoint-)/soc@0/tpdm@10c08000/out-ports/port/endpoint0) /soc@0/funnel@10c0b000/in-ports/port@4/endpoint/)./soc@0/funnel@10c0b000/out-ports/port/endpoint-)