8(tgoogle,spherion-rev3google,spherion-rev2google,spherion-rev1google,spherion-rev0google,spherionmediatek,mt8192 +7Google Spherion (rev0 - 3)aliases=/soc/ovl@14005000B/soc/ovl@14006000J/soc/ovl@14014000R/soc/rdma@14007000X/soc/rdma@14015000^/soc/serial@11002000fixed-factor-clock-13mfixed-factor-clockfszclk13m$oscillator0 fixed-clockfclk26moscillator1 fixed-clockfclk32kcpus+cpu@0cpuarm,cortex-a55psciec3@  cpu@100cpuarm,cortex-a55psciec3@  cpu@200cpuarm,cortex-a55psciec3@  cpu@300cpuarm,cortex-a55psciec3@  cpu@400cpuarm,cortex-a76pscif  cpu@500cpuarm,cortex-a76pscif  cpu@600cpuarm,cortex-a76pscif  cpu@700cpuarm,cortex-a76pscif  cpu-mapcluster0core0 core1 core2 core3 core4 core5 core6 core7 l2-cache0cachel2-cache1cache l3-cachecacheidle-states$pscicpu-sleep-larm,idle-state1HY7jz cpu-sleep-barm,idle-state1HY#jzcluster-sleep-larm,idle-state1HY<jz\cluster-sleep-barm,idle-state1HY(jz pmu-a55arm,cortex-a55-pmu pmu-a76arm,cortex-a76-pmu psci arm,psci-1.0smctimerarm,armv8-timer @   ]@soc+ simple-busperformance-controller@11bc10mediatek,cpufreq-hw  0 interrupt-controller@c000000 arm,gic-v3     ppi-partitionsinterrupt-partition-0 interrupt-partition-1syscon@10000000 mediatek,mt8192-topckgensysconfsyscon@10001000 mediatek,mt8192-infracfgsysconfsyscon@10003000mediatek,mt8192-pericfgsyscon0f.pinctrl@10005000mediatek,mt8192-pinctrlP] iocfg0iocfg_rmiocfg_bmiocfg_bliocfg_briocfg_lmiocfg_lbiocfg_rtiocfg_ltiocfg_tleint$0 pins-busL`i2c3-default-pins9pins-busLmi2c7-default-pins;pins-busL|}mmmc0-default-pinsFpins-cmd-dat$LS`epins-clkLfpins-rstLemmc0-uhs-pinsGpins-cmd-dat$LS `epins-clkL fpins-rstLepins-dsL fmmc1-default-pinsJpins-cmd-datL68754S`epins-clkL3fpins-insertLS`mmc1-uhs-pinsKpins-cmd-datL68754S`epins-clkL3Sfnor-flash-default-pins7pins-cs-io1LS` pins-io0L` pins-clkLS` pcie-default-pins5pins-pcie-wakeL?`pins-pcie-peresetL@pins-pcie-clkreqLA`pins-wifi-killLpp3300-wlan-pinscpins-pcie-en-pp3300-wlanLscp-pins*pins-vreq-vaoLspi1-default-pins%pins-cs-mosi-clk Lpins-misoLspi5-default-pins'pins-busL&%'$trackpad-default-pins?pins-int-nLS`gtouchscreen-default-pinsDpins-irqLS`pins-resetLpins-report-swLsyscon@10006000)mediatek,mt8192-scpsyssysconsimple-mfd`power-controller!mediatek,mt8192-power-controller+2power-domain@0s:/audioaudio1audio2power-domain@1sconnpower-domain@2smfg+power-domain@3+power-domain@4power-domain@5power-domain@6power-domain@7power-domain@8power-domain@9 (s !dispdisp-0disp-1disp-2disp-3+power-domain@10 (sipeipe-0ipe-1ipe-2ipe-3power-domain@11 sispisp-0isp-1power-domain@12 sisp2isp2-0isp2-1power-domain@13 s mdpmdp-0power-domain@14s3 vencvenc-0power-domain@15 s4vdecvdec-0vdec-1vdec-2+power-domain@16svdec2-0vdec2-1vdec2-2power-domain@17(s   camcam-0cam-1cam-2cam-3+power-domain@18s! cam_rawa-0power-domain@19s" cam_rawb-0power-domain@20s# cam_rawc-0watchdog@10007000mediatek,mt8192-wdtp1syscon@1000c000"mediatek,mt8192-apmixedsyssysconf-timer@10017000,mediatek,mt8192-timermediatek,mt6765-timerps$pwrap@10026000mediatek,mt6873-pwrap` pwraps spiwrap pmicmediatek,mt6359  mt6359codec4G[regulatorsbuck_vs1ovs1~ 5!buck_vgpu11ovgpu11~7 buck_vmodemovmodem~*buck_vpuovpu~7 buck_vcoreovcore~  buck_vs2ovs2~ 5jbuck_vpaovpa~ 7,buck_vproc2ovproc2~7L buck_vproc1ovproc1~7L buck_vcore_sshub ovcore_sshub~7buck_vgpu11_sshub ovgpu11_sshub~ldo_vaud18ovaud18~w@w@ldo_vsim1ovsim1~/M`ldo_vibrovibr~O2Zldo_vrf12ovrf12~ ldo_vusbovusb~--ldo_vsram_proc2 ovsram_proc2~ Lldo_vio18ovio18~ldo_vcamioovcamio~ldo_vcn18ovcn18~w@w@ldo_vfe28ovfe28~**xldo_vcn13ovcn13~  ldo_vcn33_1_bt ovcn33_1_bt~*5gldo_vcn33_1_wifi ovcn33_1_wifi~*5gldo_vaux18ovaux18~w@w@ldo_vsram_others ovsram_others~ ldo_vefuseovefuse~ldo_vxo22ovxo22~w@!ldo_vrfckovrfck~`ldo_vrfck_1ovrfck~jldo_vbif28ovbif28~**ldo_vio28ovio28~*2Zldo_vemcovemc~,@ 2Zldo_vemc_1ovemc~&%2ZHldo_vcn33_2_bt ovcn33_2_bt~*5gldo_vcn33_2_wifi ovcn33_2_wifi~*5gldo_va12ova12~O ldo_va09ova09~ 5Oldo_vrf18ovrf18~Pldo_vsram_md ovsram_md~ *ldo_vufsovufs~Ildo_vm18ovm18~ldo_vbbckovbbck~Oldo_vsram_proc1 ovsram_proc1~ Lldo_vsim2ovsim2~/M`ldo_vsram_others_sshubovsram_others_sshub~ mt6359rtcmediatek,mt6358-rtcspmi@10027000mediatek,mt6873-spmi p  pmifspmimsts8(pmif_sys_ckpmif_tmr_ckspmimst_clk_mux +pmic@6mediatek,mt6315-regulatorregulatorsvbuck1 vbuck1oVbcpu~7 vbuck3 vbuck3oVlcpu~7 pmic@7mediatek,mt6315-regulatorregulatorsvbuck1 vbuck1oVgpu~ @* 5 mailbox@10228000mediatek,mt8192-gce"@ sgceNclock-controller@10720000mediatek,mt8192-scp_adsprf,failserial@11002000*mediatek,mt8192-uartmediatek,mt6577-uart m s baudbus,okayserial@11003000*mediatek,mt8192-uartmediatek,mt6577-uart0n s baudbus ,disabledclock-controller@11007000mediatek,mt8192-imp_iic_wrap_cpfspi@1100a000(mediatek,mt8192-spimediatek,mt6765-spi+sMparent-clksel-clkspi-clk ,disabledpwm@1100e000mediatek,mt8183-disp-pwm3s!8mainmm ,disabledspi@11010000(mediatek,mt8192-spimediatek,mt6765-spi+sM<parent-clksel-clkspi-clk,okay>Rdefault`%ec@0google,cros-ec-spi  j-Rdefault`&+cbasgoogle,cros-cbaspwmgoogle,cros-ec-pwm3,okaydi2c-tunnelgoogle,cros-ec-i2c-tunnel|+sbs-battery@bsbs,sbs-battery regulator@0google,cros-ec-regulator~w@2ZMregulator@1google,cros-ec-regulator~2Z2ZLtypecgoogle,cros-ec-typec+connector@0usb-c-connectorleftdualhostsourceconnector@1usb-c-connectorrightdualhostsourcekeyboard-controllergoogle,cros-ec-keyb Dtxc q rs}0Y1 d"#(  \V |})   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g i(+  spi@11012000(mediatek,mt8192-spimediatek,mt6765-spi+ sM>parent-clksel-clkspi-clk ,disabledspi@11013000(mediatek,mt8192-spimediatek,mt6765-spi+0sM?parent-clksel-clkspi-clk ,disabledspi@11018000(mediatek,mt8192-spimediatek,mt6765-spi+sMLparent-clksel-clkspi-clk ,disabledspi@11019000(mediatek,mt8192-spimediatek,mt6765-spi+sMMparent-clksel-clkspi-clk,okay @%>Rdefault`'cr50@0 google,cr50  jB@Rdefault`(spi@1101d000(mediatek,mt8192-spimediatek,mt6765-spi+sMmparent-clksel-clkspi-clk ,disabledspi@1101e000(mediatek,mt8192-spimediatek,mt6765-spi+sMnparent-clksel-clkspi-clk ,disabledscp@10500000mediatek,mt8192-scp0Prp sramcfgl1tcmsmain,okayImediatek/mt8192/scp.imgW)Rdefault`*acros-ecgoogle,cros-ec-rpmsgecros-ec-rpmsgusb@11200000'mediatek,mt8192-xhcimediatek,mtk-xhci   >  macippc ayhost+,"# ]] s7-R$sys_ckref_ckmcu_ckdma_ckxhci_ck . f,okay/0syscon@11210000mediatek,mt8192-audsyssyscon! f3mt8192-afe-pcmmediatek,mt8192-audio1 audiosys-2s33333333333 3 33333333/:H/e0i+g,k;<=>?@ABCD7uaud_afe_clkaud_dac_clkaud_dac_predis_clkaud_adc_clkaud_adda6_adc_clkaud_apll22m_clkaud_apll24m_clkaud_apll1_tuner_clkaud_apll2_tuner_clkaud_tdm_clkaud_tml_clkaud_nleaud_dac_hires_clkaud_adc_hires_clkaud_adc_hires_tmlaud_adda6_adc_hires_clkaud_3rd_dac_clkaud_3rd_dac_predis_clkaud_3rd_dac_tmlaud_3rd_dac_hires_clkaud_infra_clkaud_infra_26m_clktop_mux_audiotop_mux_audio_inttop_mainpll_d4_d4top_mux_aud_1top_apll1_cktop_mux_aud_2top_apll2_cktop_mux_aud_eng1top_apll1_d4top_mux_aud_eng2top_apll2_d4top_i2s0_m_seltop_i2s1_m_seltop_i2s2_m_seltop_i2s3_m_seltop_i2s4_m_seltop_i2s5_m_seltop_i2s6_m_seltop_i2s7_m_seltop_i2s8_m_seltop_i2s9_m_seltop_apll12_div0top_apll12_div1top_apll12_div2top_apll12_div3top_apll12_div4top_apll12_divbtop_apll12_div5top_apll12_div6top_apll12_div7top_apll12_div8top_apll12_div9top_mux_audio_htop_clk26m_clkpcie@11230000mediatek,mt8192-pciepci#   pcie-mac+0s+'*j^\/pl_250mtl_26mtl_96mtl_32kperi_26mtop_133m) Q8`14444Rdefault`5interrupt-controller4pcie@0,0pci?+wifi@0,0(W6spi@11234000mediatek,mt8192-nor#@s:w] spisfaxi: b+,okayRdefault`7flash@0 winbond,w25q64jwmjedec,spi-norjuIZefuse@11c10000%mediatek,mt8192-efusemediatek,efuse+data1@1c0Xcalib@580hi2c@11cb0000mediatek,mt8192-i2c !sss8x maindmaz+,okayRdefault`9clock-controller@11cb1000mediatek,mt8192-imp_iic_wrap_ef8i2c@11d00000mediatek,mt8192-i2c !vws:x maindmaz+,okayRdefault`;i2c@11d01000mediatek,mt8192-i2c !wxs:x maindmaz+ ,disabledi2c@11d02000mediatek,mt8192-i2c  !yys:x maindmaz+ ,disabledclock-controller@11d03000mediatek,mt8192-imp_iic_wrap_s0f:i2c@11d20000mediatek,mt8192-i2c !qqs<x maindmaz+,okayRdefault`=i2c@11d21000mediatek,mt8192-i2c !qrs<x maindmaz+,okayk18Rdefault`>trackpad@15elan,ekth3000  Rdefault`?|@i2c@11d22000mediatek,mt8192-i2c  !sts<x maindmaz+ ,disabledclock-controller@11d23000 mediatek,mt8192-imp_iic_wrap_ws0f<i2c@11e00000mediatek,mt8192-i2c !uusAx maindmaz+ ,disabledclock-controller@11e01000mediatek,mt8192-imp_iic_wrap_wfAt-phy@11e40000.mediatek,mt8192-tphymediatek,generic-tphy-v2+usb-phy@0sref+usb-phy@700 sref,dsi-phy@11e50000mediatek,mt8183-mipi-txs- f mipi_tx0_pll ,disabledQi2c@11f00000mediatek,mt8192-i2c !ppsBx maindmaz+,okayRdefault`Ctouchscreen@10  Rdefault`Delan,ekth3500i2c@11f01000mediatek,mt8192-i2c !uvsBx maindmaz+ ,disabledclock-controller@11f02000mediatek,mt8192-imp_iic_wrap_n fBclock-controller@11f10000mediatek,mt8192-msdc_topfEmmc@11f60000(mediatek,mt8192-mmcmediatek,mt8183-mmc c8sE EEEEE3sourcehclksource_cgsys_cgpclk_cgaxi_cgahb_cg,okayRdefaultstate_uhs`FGPn HI(,4:mmc@11f70000(mediatek,mt8192-mmcmediatek,mt8183-mmc g8sE EEEEE3sourcehclksource_cgsys_cgpclk_cgaxi_cgahb_cg,okayRdefaultstate_uhs`JKPn  HLMQbo,}clock-controller@13fbf000mediatek,mt8192-mfgcfgfsyscon@14000000mediatek,mt8192-mmsyssysconfNNNmutex@14001000mediatek,mt8192-disp-mutexs2 smi@14002000mediatek,mt8192-smi-common  s apbsmigals0gals12 Olarb@14003000mediatek,mt8192-smi-larb0Osapbsmi2 Rlarb@14004000mediatek,mt8192-smi-larb@Osapbsmi2 Sovl@14005000mediatek,mt8192-disp-ovlPsPP2 NPovl@14006000mediatek,mt8192-disp-ovl-2l`2 sP"P N`rdma@140070004mediatek,mt8192-disp-rdmamediatek,mt8183-disp-rdmapsP2 Npcolor@140090006mediatek,mt8192-disp-colormediatek,mt8173-disp-color2 sNccorr@1400a000mediatek,mt8192-disp-ccorr2 s Naal@1400b0002mediatek,mt8192-disp-aalmediatek,mt8183-disp-aal2 sNgamma@1400c0006mediatek,mt8192-disp-gammamediatek,mt8183-disp-gamma2 s Npostmask@1400d000mediatek,mt8192-disp-postmask2 s Ndither@1400e0008mediatek,mt8192-disp-dithermediatek,mt8183-disp-dither2 s Ndsi@14010000mediatek,mt8183-dsi s QenginedigitalhsQdphy2  ,disabledportendpointovl@14014000mediatek,mt8192-disp-ovl-2l@ 2 sP#P!N@rdma@140150004mediatek,mt8192-disp-rdmamediatek,mt8183-disp-rdmaP 2 sP%NPdpi@14016000mediatek,mt8192-dpi`s!-pixelenginepll ,disabledm4u@1401d000mediatek,mt8192-m4u<RSTUVWXYZ[\]^_`sbclk2  Pclock-controller@15020000mediatek,mt8192-imgsysflarb@1502e000mediatek,mt8192-smi-larb Osapbsmi2 Xclock-controller@15820000mediatek,mt8192-imgsys2flarb@1582e000mediatek,mt8192-smi-larb Osapbsmi2 Ylarb@1600d000mediatek,mt8192-smi-larbOsapbsmi2Vclock-controller@1600f000mediatek,mt8192-vdecsys_socflarb@1602e000mediatek,mt8192-smi-larbOsapbsmi2Uclock-controller@1602f000mediatek,mt8192-vdecsysfclock-controller@17000000mediatek,mt8192-vencsysflarb@17010000mediatek,mt8192-smi-larbOsapbsmi2Wvcodec@17020000mediatek,mt8192-vcodec-enc XPPPPPPPPPPP5a2s venc-set13 Wclock-controller@1a000000mediatek,mt8192-camsysf larb@1a001000mediatek,mt8192-smi-larb Os  apbsmi2Zlarb@1a002000mediatek,mt8192-smi-larb Os  apbsmi2[larb@1a00f000mediatek,mt8192-smi-larbOs!!apbsmi2\larb@1a010000mediatek,mt8192-smi-larbOs""apbsmi2]larb@1a011000mediatek,mt8192-smi-larbOs##apbsmi2^clock-controller@1a04f000mediatek,mt8192-camsys_rawaf!clock-controller@1a06f000mediatek,mt8192-camsys_rawbf"clock-controller@1a08f000mediatek,mt8192-camsys_rawcf#clock-controller@1b000000mediatek,mt8192-ipesysflarb@1b00f000mediatek,mt8192-smi-larbOsapbsmi2 `larb@1b10f000mediatek,mt8192-smi-larbOsapbsmi2 _clock-controller@1f000000mediatek,mt8192-mdpsysflarb@1f002000mediatek,mt8192-smi-larb Osapbsmi2 Tchosen'serial0:115200n8memory@40000000memory@regulator-1v8-gregulator-fixed opp1800_ldo_g3~w@w@E/regulator-3v3-gregulator-fixed opp3300_g3~2Z2ZEb/regulator-3v3-zregulator-fixed opp3300_ldo_z3~2Z2ZEbregulator-3v3-uregulator-fixed opp3300_u3~2Z2ZE/@regulator-3v3-wlanregulator-fixed opp3300_wlan3~2Z2ZRdefault`cP cregulator-5v0-aregulator-fixed opp5000_a3~LK@LK@Eb0regulator-var-sysregulator-fixed oppvar_sys3breserved-memory+scp@50000000shared-dma-poolPh)wifi@c0000000restricted-dma-pool6pwmleds pwm-ledsledokbd_backlightx~d compatibleinterrupt-parent#address-cells#size-cellsmodelovl0ovl-2l0ovl-2l2rdma0rdma4serial0#clock-cellsclocksclock-divclock-multclock-output-namesphandleclock-frequencydevice_typeregenable-methodcpu-idle-statesnext-level-cacheperformance-domainscapacity-dmips-mhzcpuentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usinterruptsranges#performance-domain-cells#interrupt-cells#redistributor-regionsinterrupt-controlleraffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangesgpio-line-namespinmuxinput-enablebias-pull-updrive-strength-microampbias-disabledrive-strengthbias-pull-downoutput-highoutput-low#power-domain-cellsclock-namesmediatek,infracfgassigned-clocksassigned-clock-parentsinterrupts-extendedmediatek,dmic-modemediatek,mic-type-0mediatek,mic-type-2regulator-nameregulator-min-microvoltregulator-max-microvoltregulator-enable-ramp-delayregulator-always-onregulator-ramp-delayregulator-allowed-modesregulator-compatible#mbox-cellsstatus#pwm-cellsmediatek,pad-selectpinctrl-namespinctrl-0spi-max-frequencygoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countlabelpower-roledata-roletry-power-rolekeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapfunction-row-physmapcs-gpiosfirmware-namememory-regionmediatek,rpmsg-nameinterrupt-namesphyswakeup-sourcemediatek,syscon-wakeupvusb33-supplyvbus-supplyresetsreset-namesmediatek,apmixedsysmediatek,topckgenpower-domainsbus-rangeinterrupt-map-maskinterrupt-mapnum-lanesspi-rx-bus-widthspi-tx-bus-widthclock-stretch-nsvcc-supply#phy-cellspinctrl-1vmmc-supplyvqmmc-supplycap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vsupports-cqecap-mmc-hw-resetmmc-hs400-enhanced-strobehs400-ds-delayno-sdiono-sdnon-removablecd-gpioscap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104no-mmcmboxesmediatek,gce-client-regmediatek,gce-eventsmediatek,larb-idmediatek,smiiommusmediatek,rdma-fifo-sizephy-namesmediatek,larbs#iommu-cellsmediatek,scpstdout-pathregulator-boot-onvin-supplyenable-active-highgpiono-mapfunctioncolorpwmsmax-brightness