8$(apm,merlinapm,xgene-shadowcat +7APM X-Gene Merlin boardcpus+cpu@000=cpuapm,stregaarm,armv8I Mspin-table[cpu@001=cpuapm,stregaarm,armv8I Mspin-table[cpu@100=cpuapm,stregaarm,armv8I Mspin-table[cpu@101=cpuapm,stregaarm,armv8I Mspin-table[cpu@200=cpuapm,stregaarm,armv8I Mspin-table[cpu@201=cpuapm,stregaarm,armv8I Mspin-table[cpu@300=cpuapm,stregaarm,armv8I Mspin-table[cpu@301=cpuapm,stregaarm,armv8I Mspin-table[interrupt-controller@78090000arm,cortex-a15-gicl+}  y@Ix x x xpmuarm,armv8-pmuv3  timerarm,armv8-timer0 soc simple-bus+clocks+refclk fixed-clockrefclksocpll@17000120apm,xgene-socpll-clockI socpllsocplldiv2fixed-factor-clock socplldiv2pcie0clk@1f2bc000apm,xgene-device-clockI+csr-reg pcie0clkxge0clk@1f61c000apm,xgene-device-clockIacsr-regxge0clkxge1clk@1f62c000apm,xgene-device-clockIbcsr-regxge1clksystem-clk-controller@17000000apm,xgene-scusysconIreboot@17000014syscon-reboot$serial@10600000=serialns16550I`+  L5oksata@1a000000apm,xgene-ahci@I    Z<5oksata@1a200000apm,xgene-ahci@I !!! [<5oksata@1a400000apm,xgene-ahci@I@""" \<5oksbgpio@17001000apm,xgene-gpio-sbIIU`()*+,-./ethernet@1f610000apm,xgene2-sgenet5ok0Ia` `a<eswsgmiiethernet@1f620000apm,xgene2-xgenet5ok0Ib` "lm<eswxgmiichosenmemory=memoryIgpio-keys gpio-keysbutton@1POWERt (poweroff_mbox@10548000sysconIT0poweroff@10548010syscon-poweroff$ compatibleinterrupt-parent#address-cells#size-cellsmodeldevice_typeregenable-methodcpu-release-addr#interrupt-cellsinterrupt-controllerinterruptsrangeslinux,phandleclock-frequency#clock-cellsclock-output-namesclocksclock-multclock-divreg-namesenable-maskcsr-maskregmapoffsetreg-shiftstatusdma-coherent#gpio-cellsgpio-controllerlocal-mac-addressphy-connection-typeport-idlabellinux,codelinux,input-type