Ð þí Ö8 ä(ò ¬$mediatek,mt6795-evbmediatek,mt6795 +!7MediaTek MT6795 Evaluation Boardpsci arm,psci-0.2=smccpus+cpu@0Dcpuarm,cortex-a53Ppsci^cpu@1Dcpuarm,cortex-a53Ppsci^cpu@2Dcpuarm,cortex-a53Ppsci^cpu@3Dcpuarm,cortex-a53Ppsci^cpu@100Dcpuarm,cortex-a53Ppsci^cpu@101Dcpuarm,cortex-a53Ppsci^cpu@102Dcpuarm,cortex-a53Ppsci^cpu@103Dcpuarm,cortex-a53Ppsci^dummy13m fixed-clockbÆ]@rdummy32k fixed-clockb}rdummy26m fixed-clockbŒº€rtimerarm,armv8-timer 0‡ ÿÿ ÿ ÿintpol-controller@10200620.mediatek,mt6795-sysirqmediatek,mt6577-sysirq’§ ^  interrupt-controller@10221000 arm,gic-400§ ’@^"" "@ "` serial@11002000*mediatek,mt6795-uartmediatek,mt6577-uart^  ‡[¸¿okayserial@11003000*mediatek,mt6795-uartmediatek,mt6577-uart^0 ‡\¸ ¿disabledserial@11004000*mediatek,mt6795-uartmediatek,mt6577-uart^@ ‡]¸ ¿disabledserial@11005000*mediatek,mt6795-uartmediatek,mt6577-uart^P ‡^¸ ¿disabledaliasesÆ/serial@11002000Î/serial@11003000Ö/serial@11004000Þ/serial@11005000memory@40000000Dmemory^@€chosenæserial0:921600n8 compatibleinterrupt-parent#address-cells#size-cellsmodelmethoddevice_typeenable-methodregclock-frequency#clock-cellsphandleinterruptsinterrupt-controller#interrupt-cellsclocksstatusserial0serial1serial2serial3stdout-path