Ð þí_{8Yô(‡Y¼ ARM Juno development board (r1)"arm,juno-r1arm,junoarm,vexpress-<refclk7273800hz fixed-clockHUnýH ejuno:uartclkx8clk48mhz fixed-clockHUÜl eclk48mhzx<clk50mhz fixed-clockHUúð€esmc_clkx refclk100mhz fixed-clockHUõá eapb_pclkx refclk400mhz fixed-clockHUׄ efaxi_clkx2smb@8000000 simple-bus-<x € ‘Ô¤DEF ¡¢£¤¥ ¦ § ¨ ©clk24mhz fixed-clockHUn6ejuno_mb:clk24mhzxclk25mhz fixed-clockHU}x@ejuno_mb:clk25mhzxrefclk1mhz fixed-clockHUB@ejuno_mb:refclk1mhzxrefclk32khz fixed-clockHU€ejuno_mb:refclk32khzxmotherboardarm,vexpress,v2p-p1simple-bus-<€ V2M-Juno²RºÌrs1mcc-sb-3v3regulator-fixed ßMCC_SB_3V3î2Z 2Z xgpio-keys gpio-keyspower-button22DRt]POWER chome-button22DRf]HOME crlock-button22DR˜]RLOCK cvol-up-button22DRs]VOL+ cvol-down-button22DRr]VOL- cnmi-button22DRc]NMI cflash@0,00000000arm,vexpress-flashcfi-flash im xdisabledpartitionsarm,arm-firmware-suiteethernet@2,00000000smsc,lan9118smsc,lan9115 iŠmii“ µÈÏÝiofpga@3,00000000 simple-bus-< sysctl@20000arm,sp810arm,primecelli Èírefclktimclkapb_pclkH0etimerclken0timerclken1timerclken2timerclken3 ù xapbregs@10000sysconsimple-mfdiled0register-bit-led Ÿ ]vexpress:0 'heartbeat=onled1register-bit-led Ÿ ]vexpress:1'mmc0=offled2register-bit-led Ÿ ]vexpress:2'cpu0=offled3register-bit-led Ÿ ]vexpress:3'cpu1=offled4register-bit-led Ÿ ]vexpress:4'cpu2=offled5register-bit-led Ÿ  ]vexpress:5'cpu3=offled6register-bit-led Ÿ@ ]vexpress:6=offled7register-bit-led Ÿ€ ]vexpress:7=offmmci@50000arm,pl180arm,primecelliK·YÈ ímclkapb_pclkkmi@60000arm,pl050arm,primecelliÈ íKMIREFCLKapb_pclkkmi@70000arm,pl050arm,primecelliÈ íKMIREFCLKapb_pclkwdt@f0000arm,sp805arm,primecelliÈ íwdogclkapb_pclktimer@110000arm,sp804arm,primecelli Èítimclken1timclken2apb_pclktimer@120000arm,sp804arm,primecelli Èítimclken1timclken2apb_pclkrtc@170000arm,pl031arm,primecelliÈ  íapb_pclkgpio@1d0000arm,pl061arm,primecelliÈ  íapb_pclkeu€xtimer@2a810000arm,armv7-timer-memi*Uúð€-<xokayframe@2a830000– <i*ƒmhu@2b1f0000arm,mhuarm,primecelli+$#£mhu_lpri_rxmhu_hpri_rx³È  íapb_pclkx.iommu@2b500000arm,mmu-401arm,smmu-v1i+P((¿Ìß xdisabledx-iommu@2b600000arm,mmu-401arm,smmu-v1i+`**¿Ìßì xinterrupt-controller@2c010000arm,gic-400arm,cortex-a15-gic@i,,ð ,ð ,ð -€<  ?,xv2m@0arm,gic-v2m-frameúix,v2m@10000arm,gic-v2m-frameúiv2m@20000arm,gic-v2m-frameúiv2m@30000arm,gic-v2m-frameúitimerarm,armv8-timer0 ?? ? ?etf@20010000 arm,coresight-tmcarm,primecelli È  íapb_pclkì in-portsportendpoint xout-portsportendpoint xBtpiu@20030000!arm,coresight-tpiuarm,primecelli È  íapb_pclkì in-portsportendpoint xfunnel@20040000+arm,coresight-dynamic-funnelarm,primecelli È  íapb_pclkì out-portsportendpoint x in-ports-<port@0iendpoint xport@1iendpoint x!etr@20070000 arm,coresight-tmcarm,primecelli È  íapb_pclkì  in-portsportendpoint xstm@20100000 arm,coresight-stmarm,primecell i (3stm-basestm-stimulus-baseÈ  íapb_pclkì out-portsportendpoint x>replicator@20120000/arm,coresight-dynamic-replicatorarm,primecelli È  íapb_pclkì out-ports-<port@0iendpoint xport@1iendpoint xin-portsportendpoint xAcpu-debug@22010000&arm,coresight-cpu-debugarm,primecelli"È  íapb_pclkì =etm@22040000"arm,coresight-etm4xarm,primecelli"È  íapb_pclkì =out-portsportendpoint xfunnel@220c0000+arm,coresight-dynamic-funnelarm,primecelli" È  íapb_pclkì out-portsportendpoint xin-ports-<port@0iendpoint xport@1iendpoint xcpu-debug@22110000&arm,coresight-cpu-debugarm,primecelli"È  íapb_pclkì =etm@22140000"arm,coresight-etm4xarm,primecelli"È  íapb_pclkì =out-portsportendpoint xcpu-debug@23010000&arm,coresight-cpu-debugarm,primecelli#È  íapb_pclkì =etm@23040000"arm,coresight-etm4xarm,primecelli#È  íapb_pclkì =out-portsportendpoint x"funnel@230c0000+arm,coresight-dynamic-funnelarm,primecelli# È  íapb_pclkì out-portsportendpoint !xin-ports-<port@0iendpoint "x port@1iendpoint #x'port@2iendpoint $x)port@3iendpoint %x+cpu-debug@23110000&arm,coresight-cpu-debugarm,primecelli#È  íapb_pclkì =&etm@23140000"arm,coresight-etm4xarm,primecelli#È  íapb_pclkì =&out-portsportendpoint 'x#cpu-debug@23210000&arm,coresight-cpu-debugarm,primecelli#!È  íapb_pclkì =(etm@23240000"arm,coresight-etm4xarm,primecelli#$È  íapb_pclkì =(out-portsportendpoint )x$cpu-debug@23310000&arm,coresight-cpu-debugarm,primecelli#1È  íapb_pclkì =*etm@23340000"arm,coresight-etm4xarm,primecelli#4È  íapb_pclkì =*out-portsportendpoint +x%sram@2e000000arm,juno-sram-nsmmio-srami.€-<.€scp-shmem@0arm,juno-scp-shmemiscp-shmem@200arm,juno-scp-shmemix/pcie@40000000<arm,juno-r1-pcieplda,xpressrich3-axipci-host-ecam-genericApcii@MÿW-<ßT_€€PPB@@€‘ ¤ˆ‰Š‹h,xokays‚-scpi arm,scpiŒ.“/clocksarm,scpi-clocksscpi-dvfsarm,scpi-dvfs-clocksH ™eatlclkaplclkgpuclkxEscpi-clkarm,scpi-variable-clocksH™epxlclkx4scpi-power-domainsarm,scpi-power-domains§³x sensorsarm,scpi-sensorsÇx0thermal-zonespmicÝèëd0socÝèëd0big-clusterÝèëd0xokaylittle-clusterÝèëd0xokaygpu0Ýèëd0xokaygpu1Ýèëd0xokayiommu@7fb00000arm,mmu-401arm,smmu-v1i°__¿Ìß xdisabledx1iommu@7fb10000arm,mmu-401arm,smmu-v1i±cc¿Ìx3iommu@7fb20000arm,mmu-401arm,smmu-v1i²aa¿Ìx6iommu@7fb30000arm,mmu-401arm,smmu-v1i³ee¿Ìßx;dma@7ff00000arm,pl330arm,primecellið* lXYZ[\lmnoH111111111È2 íapb_pclkhdlcd@7ff50000 arm,hdlcdiõ ]3È4ípxlclkportendpoint 5x:hdlcd@7ff60000 arm,hdlcdiö U6È4ípxlclkportendpoint 7x9uart@7ff80000arm,pl011arm,primecelliø SÈ8 íuartclkapb_pclki2c@7ffa0000snps,designware-i2ciú-< hU€8ôÈ hdmi-transmitter@70 nxp,tda998xipportendpoint 9x7hdmi-transmitter@71 nxp,tda998xiqportendpoint :x5ohci@7ffb0000 generic-ohciiû t;È<ehci@7ffc0000 generic-ehciiü u;È<memory-controller@7ffd0000arm,pl354arm,primecelliýVWÈ  íapb_pclkmemory@80000000Amemory i€€€tlx@60000000 simple-bus-<`€‘ ¤¨funnel@20130000+arm,coresight-dynamic-funnelarm,primecelli È  íapb_pclkì out-portsportendpoint =x?in-portsportendpoint >xetf@20140000 arm,coresight-tmcarm,primecelli È  íapb_pclkì in-portsportendpoint ?x=out-portsportendpoint @xCfunnel@20150000+arm,coresight-dynamic-funnelarm,primecelli È  íapb_pclkì out-portsportendpoint Axin-ports-<port@0iendpointM Bx port@1iendpointM Cx@aliasesX/uart@7ff80000chosen`serial0:115200n8psci arm,psci-0.2lsmccpus-<cpu-mapcluster0core0=core1=cluster1core0=core1=&core2=(core3=*idle-statesspscicpu-sleep-0arm,idle-state€—¨,¹°ÉÐxFcluster-sleep-0arm,idle-state€—¨¹°É ÄxGcpu@0arm,cortex-a57iAcpuÚpscièÀõ@€!@3@DÈEQFGaxcpu@1arm,cortex-a57iAcpuÚpscièÀõ@€!@3@DÈEQFGaxcpu@100arm,cortex-a53iAcpuÚpsciè€õ@€!@3€@HÈEQFGaBxcpu@101arm,cortex-a53iAcpuÚpsciè€õ@€!@3€@HÈEQFGaBx&cpu@102arm,cortex-a53iAcpuÚpsciè€õ@€!@3€@HÈEQFGaBx(cpu@103arm,cortex-a53iAcpuÚpsciè€õ@€!@3€@HÈEQFGaBx*l2-cache0cacheê ÷@ xDl2-cache1cacheê÷@ xHpmu-a57arm,cortex-a57-pmutpmu-a53arm,cortex-a53-pmu0t&(* dma-rangesmodelcompatibleinterrupt-parent#address-cells#size-cells#clock-cellsclock-frequencyclock-output-namesphandle#interrupt-cellsinterrupt-map-maskinterrupt-maparm,hbiarm,vexpress,sitearm,v2m-memory-mapregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-ondebounce-intervalwakeup-sourcelinux,codelabelgpiosregbank-widthstatusinterruptsphy-modereg-io-widthsmsc,irq-active-highsmsc,irq-push-pullclocksvdd33a-supplyvddvario-supplyclock-namesassigned-clocksassigned-clock-parentsoffsetlinux,default-triggerdefault-statemax-frequencyvmmc-supplygpio-controller#gpio-cellsinterrupt-controllerframe-numberinterrupt-names#mbox-cells#iommu-cells#global-interruptsdma-coherentpower-domainsmsi-controllerremote-endpointiommusarm,scatter-gatherreg-namescpudevice_typebus-rangelinux,pci-domainmsi-parentiommu-map-maskiommu-mapmboxesshmemclock-indicesnum-domains#power-domain-cells#thermal-sensor-cellspolling-delaypolling-delay-passivethermal-sensors#dma-cells#dma-channels#dma-requestsi2c-sda-hold-time-nsslave-modeserial0stdout-pathmethodentry-methodarm,psci-suspend-paramlocal-timer-stopentry-latency-usexit-latency-usmin-residency-usenable-methodi-cache-sizei-cache-line-sizei-cache-setsd-cache-sized-cache-line-sized-cache-setsnext-level-cachecpu-idle-statescapacity-dmips-mhzinterrupt-affinity