d8_( _t",Sinlinx SinA31s Development Board)2sinlinx,sina31s-sdkallwinner,sun6i-a31schosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-hdmi@c3/2wz jdisabledframebuffer@102allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd00c3/wz jdisabledaliases q/soc@01c00000/ethernet@01c30000{/soc@01c00000/serial@01c28000memorymemory@timer2arm,armv7-timer0   n6cpusallwinner,sun6i-a31cpu@02arm,cortex-a7cpuc aO /O SB@ 2=Ccpu@12arm,cortex-a7cpucpu@22arm,cortex-a7cpucpu@32arm,cortex-a7cputhermal-zonescpu_thermalKaocooling-mapsmap0 tripscpu_alert0ppassive=Ccpu_crit criticalpmu%2arm,cortex-a7-pmuarm,cortex-a15-pmu0xyz{clocks=osc24M 2fixed-clockn6=Cclk@0 2fixed-clockosc32k=Cclk@1 2fixed-clock}x@ mii_phy_tx=Cclk@2 2fixed-clocksY@ gmac_int_tx=Cclk@01c200d02allwinner,sun7i-a20-gmac-clkcgmac_tx=Cdisplay-engine$2allwinner,sun6i-a31s-display-engine  jdisabledsoc@01c00000 2simple-bus=dma-controller@01c020002allwinner,sun6i-a31-dma  2c=Clcd-controller@01c0c0002allwinner,sun6i-a31s-tcon Vlcdc/ahbtcon-ch0tcon-ch1tcon0-pixel-clockportsport@0endpoint@0 =*C*port@1lcd-controller@01c0d0002allwinner,sun6i-a31-tcon Wlcdc0ahbtcon-ch0tcon-ch1tcon1-pixel-clockportsport@0endpoint@1 =%C%port@1mmc@01c0f0002allwinner,sun7i-a20-mmc cOQPahbmmcoutputsampleahb <jokaydefault& 0<FOmmc@01c100002allwinner,sun7i-a20-mmc cRTSahbmmcoutputsampleahb = jdisabledmmc@01c110002allwinner,sun7i-a20-mmc cUWVahbmmcoutputsampleahb > jdisabledmmc@01c120002allwinner,sun7i-a20-mmc  cXZYahbmmcoutputsample ahb ?jokaydefault&0[<hvusb@01c190002allwinner,sun6i-a31-musbc( Gmcusbjokay peripheralphy@01c194002allwinner,sun6i-a31-usb-phyphy_ctrlpmu1pmu2cdefusb0_phyusb1_phyusb2_phy!usb0_resetusb1_resetusb2_resetjokay=Cusb@01c1a000&2allwinner,sun6i-a31-ehcigeneric-ehci Hc)usbjokayusb@01c1a400&2allwinner,sun6i-a31-ohcigeneric-ohci Ic+gusb jdisabledusb@01c1b000&2allwinner,sun6i-a31-ehcigeneric-ehci Jc*usbjokayusb@01c1b400&2allwinner,sun6i-a31-ohcigeneric-ohci Kc,husbjokayusb@01c1c400&2allwinner,sun6i-a31-ohcigeneric-ohci Mc-i jdisabledclock@01c200002allwinner,sun6i-a31-ccuc hosclosc=Cpinctrl@01c208002allwinner,sun6i-a31s-pinctrl0 c@apbhosclosc =Cgmac_gmii@0PA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16PA17PA18PA19PA20PA21PA22PA23PA24PA25PA26PA27gmac'gmac_mii@0TPA0PA1PA2PA3PA8PA9PA11PA12PA13PA14PA19PA20PA21PA22PA23PA24PA26PA27gmac=Cgmac_rgmii@0FPA0PA1PA2PA3PA9PA10PA11PA12PA13PA14PA19PA20PA25PA26PA27gmac'(i2c0@0 PH14PH15i2c0i2c1@0 PH16PH17i2c1i2c2@0 PH18PH19i2c2lcd0_rgb888PD0PD1PD2PD3PD4PD5PD6PD7PD8PD9PD10PD11PD12PD13PD14PD15PD16PD17PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27lcd0mmc0@0PF0PF1PF2PF3PF4PF5mmc0'6= C mmc1@0PG0PG1PG2PG3PG4PG5mmc1'6mmc2@0PC6PC7PC8PC9PC10PC11mmc2'6mmc2@13PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24mmc2'6mmc3@13PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24mmc3'(6=Cspdif@0PH28spdif=Cuart0@0 PH20PH21uart0=Cled_pin@0PH13 gpio_out=4C4mmc0_cd_pin@0PA4gpio_in6=Ctimer@01c20c002allwinner,sun4i-a10-timer <cwatchdog@01c20ca02allwinner,sun6i-a31-wdt spdif@01c21000C2allwinner,sun6i-a31-spdif c>c+ apbspdifTYrxtxjokaydefault&=5C5lradc@01c228002allwinner,sun4i-a10-lradc-keys( jokaycbutton@158 oVolume Upusl button@349 oVolume DownurTrtp@01c250002allwinner,sun6i-a31-tsP =Cserial@01c280002snps,dw-apb-uart€ cG3TYrxtxjokaydefault&serial@01c284002snps,dw-apb-uart„ cH4TYrxtx jdisabledserial@01c288002snps,dw-apb-uartˆ cI5TYrxtx jdisabledserial@01c28c002snps,dw-apb-uartŒ cJ6T  Yrxtx jdisabledserial@01c290002snps,dw-apb-uart cK7T  Yrxtx jdisabledserial@01c294002snps,dw-apb-uart” cL8TYrxtx jdisabledi2c@01c2ac002allwinner,sun6i-a31-i2c¬ cC/ jdisabledi2c@01c2b0002allwinner,sun6i-a31-i2c° cD0 jdisabledi2c@01c2b4002allwinner,sun6i-a31-i2c´ cE1 jdisabledi2c@01c2b8002allwinner,sun6i-a31-i2c¸ cF2 jdisabledethernet@01c300002allwinner,sun7i-a20-gmacT Rmacirq c!stmmacethallwinner_gmac_tx  stmmacethjokaydefault&miiethernet-phy@1=Ccrypto-engine@01c1500062allwinner,sun6i-a31-cryptoallwinner,sun4i-a10-cryptoP Pc\ahbmodahbcodec@01c22c00C2allwinner,sun6i-a31-codec, c= apbcodec*TYrxtxjokay$Line OutLINEOUTMIC1MicMicMBIAStimer@01c6000082allwinner,sun6i-a31-hstimerallwinner,sun7i-a20-hstimer03456c#spi@01c680002allwinner,sun6i-a31-spiƀ Ac$]ahbmodTYrxtx jdisabledspi@01c690002allwinner,sun6i-a31-spiƐ Bc%^ahbmodTYrxtx jdisabledspi@01c6a0002allwinner,sun6i-a31-spiƠ Cc&_ahbmodTYrxtx jdisabledspi@01c6b0002allwinner,sun6i-a31-spiư Dc'`ahbmodTYrxtx jdisabledinterrupt-controller@01c81000%2arm,cortex-a7-gicarm,cortex-a15-gic  @ `   =Cdisplay-frontend@01e00000%2allwinner,sun6i-a31-display-frontend ]c5|u ahbmodram!= C portsport@1endpoint@0=&C&endpoint@1=!C!display-frontend@01e20000%2allwinner,sun6i-a31-display-frontend ^c6}v ahbmodram"= C portsport@1endpoint@0='C'endpoint@1 ="C"display-backend@01e40000$2allwinner,sun6i-a31-display-backend `c4{x ahbmodram {.portsport@0endpoint@0!=Cendpoint@1"= C port@1endpoint@1#=$C$drc@01e500002allwinner,sun6i-a31-drc [c<r ahbmodram(.portsport@0endpoint@1$=#C#port@1endpoint@1%= C display-backend@01e60000$2allwinner,sun6i-a31-display-backend _c3zw ahbmodramz.portsport@0endpoint@0&=Cendpoint@1'=Cport@1endpoint@0(=)C)drc@01e700002allwinner,sun6i-a31-drc [c;q ahbmodram'.portsport@0endpoint@0)=(C(port@1endpoint@0*= C rtc@01f000002allwinner,sun6i-a31-rtcT()interrupt-controller@1f00c002allwinner,sun6i-a31-r-intc  =3C3prcm@01f014002allwinner,sun6i-a31-prcmar100_clk2allwinner,sun6i-a31-ar100-clkc  ar100=+C+ahb0_clk2fixed-factor-clockCMc+ahb0=,C,apb0_clk2allwinner,sun6i-a31-apb0-clkc,apb0=-C-apb0_gates_clk#2allwinner,sun6i-a31-apb0-gates-clkc-Dapb0_pioapb0_irapb0_timerapb0_p2wiapb0_uartapb0_1wireapb0_i2c=.C.ir_clk2allwinner,sun4i-a10-mod0-clkcir=/C/apb0_rst 2allwinner,sun6i-a31-clock-reset=0C0cpucfg@01f01c002allwinner,sun6i-a31-cpuconfigir@01f020002allwinner,sun5i-a13-ir c./apbir0 % @jokaydefault&1pinctrl@01f02c002allwinner,sun6i-a31-r-pinctrl,-.c.apbhosclosc0 ir@0PL4s_ir=1C1p2wiPL0PL1s_p2wi=2C2i2c@01f034002allwinner,sun6i-a31-p2wi4 'c.0default&2jokaypmic@682x-powers,axp221h3ac-power-supply 2x-powers,axp221-ac-power-supply jdisabledbattery-power-supply%2x-powers,axp221-battery-power-supply jdisabledregulatorsX dcdc1kvcc-3v0z--=Cdcdc2kvdd-gpu `$@dcdc3kvdd-cpuz `$@=Cdcdc4 kvdd-sys-dllz `$@dcdc5 kvcc-dramz``dc1swkdc1swdc5ldo kvdd-cpus `$@aldo1kaldo1aldo2kaldo2aldo3kavccz)22Z=Cdldo1 kvcc-gmac-phy2Z2Z=Cdldo2kdldo2dldo3kdldo3dldo4kdldo4eldo1keldo1eldo2keldo2eldo3keldo3ldo_io0kldo_io0 jdisabledldo_io1kldo_io1 jdisabledrtc_ldoz--krtc_ldodrivevbus kdrivevbus jdisabledusb_power_supply!2x-powers,axp221-usb-power-supply jdisabledahci-5v2regulator-fixedkahci-5vLK@LK@ jdisabledusb0-vbus2regulator-fixed kusb0-vbusLK@LK@  jdisabledusb1-vbus2regulator-fixed kusb1-vbusLK@LK@ jdisabledusb2-vbus2regulator-fixed kusb2-vbusLK@LK@ jdisabledvcc3v02regulator-fixedkvcc3v0--vcc3v32regulator-fixedkvcc3v32Z2Zvcc5v02regulator-fixedkvcc5v0LK@LK@leds 2gpio-ledsdefault&4statusosina31s:status:usrI sound2simple-audio-cardOn-board SPDIFsimple-audio-card,cpu5simple-audio-card,codec6spdif-outC2linux,spdif-dit=6C6 #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusethernet0serial0device_typereginterruptsclock-frequencyarm,cpu-registers-not-fw-configuredenable-methodclock-latencyoperating-points#cooling-cellscooling-min-levelcooling-max-levelcpu-supplylinux,phandlepolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresis#clock-cellsclock-output-namesallwinner,pipelinesresets#dma-cellsreset-namesclock-namesremote-endpointpinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-invertedvqmmc-supplynon-removablecap-mmc-hw-resetinterrupt-namesphysphy-namesextcondr_modereg-names#phy-cells#reset-cellsgpio-controllerinterrupt-controller#interrupt-cells#gpio-cellspinsfunctiondrive-strengthbias-pull-up#sound-dai-cellsdmasdma-namesvref-supplylabellinux,codechannelvoltage#thermal-sensor-cellsreg-shiftreg-io-widthsnps,pblsnps,fixed-burstsnps,force_sf_dma_modephyphy-modephy-supplyallwinner,audio-routingassigned-clocksassigned-clock-ratesclock-divclock-multx-powers,dcdc-freqregulator-nameregulator-always-onregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpiosimple-audio-card,namesound-dai