[}8W((UV#,WITS A31 Colombus Evaluation Board"2wits,colombusallwinner,sun6i-a31chosen=Dserial0:115200n8framebuffer@002allwinner,simple-framebuffersimple-framebufferPde_be0-lcd0-hdmi@c3/2wz jdisabledframebuffer@102allwinner,simple-framebuffersimple-framebuffer Pde_be0-lcd00c3/wz jdisabledaliases q/soc@01c00000/ethernet@01c30000{/soc@01c00000/serial@01c28000memorymemory@timer2arm,armv7-timer0   n6cpusallwinner,sun6i-a31cpu@02arm,cortex-a7cpuc aO /O SB@ 28cpu@12arm,cortex-a7cpucpu@22arm,cortex-a7cpucpu@32arm,cortex-a7cputhermal-zonescpu_thermal@Vdcooling-mapsmap0t ytripscpu_alert0ppassive28cpu_crit criticalpmu%2arm,cortex-a7-pmuarm,cortex-a15-pmu0xyz{clocks=osc24M 2fixed-clockn628clk@0 2fixed-clockosc32k28clk@1 2fixed-clock}x@ mii_phy_tx28clk@2 2fixed-clocksY@ gmac_int_tx28clk@01c200d02allwinner,sun7i-a20-gmac-clkcgmac_tx28display-engine#2allwinner,sun6i-a31-display-engine  jdisabledsoc@01c00000 2simple-bus=dma-controller@01c020002allwinner,sun6i-a31-dma  2c28lcd-controller@01c0c0002allwinner,sun6i-a31-tcon Vlcdc/ahbtcon-ch0tcon-ch1tcon0-pixel-clockportsport@0endpoint@0 2)8)port@1lcd-controller@01c0d0002allwinner,sun6i-a31-tcon Wlcdc0ahbtcon-ch0tcon-ch1tcon1-pixel-clockportsport@0endpoint@1 2$8$port@1mmc@01c0f0002allwinner,sun7i-a20-mmc cOQPahbmmcoutputsampleahb <jokay default %1;Dmmc@01c100002allwinner,sun7i-a20-mmc cRTSahbmmcoutputsampleahb = jdisabledmmc@01c110002allwinner,sun7i-a20-mmc cUWVahbmmcoutputsampleahb > jdisabledmmc@01c120002allwinner,sun7i-a20-mmc  cXZYahbmmcoutputsample ahb ? jdisabledusb@01c190002allwinner,sun6i-a31-musbc( GPmc`eusbo jdisabledphy@01c194002allwinner,sun6i-a31-usb-phyvphy_ctrlpmu1pmu2cdefusb0_phyusb1_phyusb2_phy!usb0_resetusb1_resetusb2_resetjokay28usb@01c1a000&2allwinner,sun6i-a31-ehcigeneric-ehci Hc)`eusb jdisabledusb@01c1a400&2allwinner,sun6i-a31-ohcigeneric-ohci Ic+g`eusb jdisabledusb@01c1b000&2allwinner,sun6i-a31-ehcigeneric-ehci Jc*`eusbjokayusb@01c1b400&2allwinner,sun6i-a31-ohcigeneric-ohci Kc,h`eusb jdisabledusb@01c1c400&2allwinner,sun6i-a31-ohcigeneric-ohci Mc-i jdisabledclock@01c200002allwinner,sun6i-a31-ccuc hosclosc28pinctrl@01c208002allwinner,sun6i-a31-pinctrl0 c@apbhosclosc28gmac_gmii@0PA0PA1PA2PA3PA4PA5PA6PA7PA8PA9PA10PA11PA12PA13PA14PA15PA16PA17PA18PA19PA20PA21PA22PA23PA24PA25PA26PA27gmacgmac_mii@0TPA0PA1PA2PA3PA8PA9PA11PA12PA13PA14PA19PA20PA21PA22PA23PA24PA26PA27gmacgmac_rgmii@0FPA0PA1PA2PA3PA9PA10PA11PA12PA13PA14PA19PA20PA25PA26PA27gmac(28i2c0@0 PH14PH15i2c028i2c1@0 PH16PH17i2c128i2c2@0 PH18PH19i2c228lcd0_rgb888PD0PD1PD2PD3PD4PD5PD6PD7PD8PD9PD10PD11PD12PD13PD14PD15PD16PD17PD18PD19PD20PD21PD22PD23PD24PD25PD26PD27lcd0mmc0@0PF0PF1PF2PF3PF4PF5mmc02 8 mmc1@0PG0PG1PG2PG3PG4PG5mmc1mmc2@0PC6PC7PC8PC9PC10PC11mmc2mmc2@13PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24mmc2mmc3@13PC6PC7PC8PC9PC10PC11PC12PC13PC14PC15PC24mmc3(spdif@0PH28spdifuart0@0 PH20PH21uart028mmc0_cd_pin@0PA8gpio_in2 8 usb2_vbus_pin@0PH24 gpio_out2181i2c_lcd_pin@0 PA23PA24 gpio_out2282timer@01c20c002allwinner,sun4i-a10-timer <cwatchdog@01c20ca02allwinner,sun6i-a31-wdt spdif@01c210002allwinner,sun6i-a31-spdif c>c+ apbspdif&+rxtx jdisabledlradc@01c228002allwinner,sun4i-a10-lradc-keys(  jdisabledrtp@01c250002allwinner,sun6i-a31-tsP 528serial@01c280002snps,dw-apb-uart€ KUcG3&+rxtxjokay defaultserial@01c284002snps,dw-apb-uart„ KUcH4&+rxtx jdisabledserial@01c288002snps,dw-apb-uartˆ KUcI5&+rxtx jdisabledserial@01c28c002snps,dw-apb-uartŒ KUcJ6&  +rxtx jdisabledserial@01c290002snps,dw-apb-uart KUcK7&  +rxtx jdisabledserial@01c294002snps,dw-apb-uart” KUcL8&+rxtx jdisabledi2c@01c2ac002allwinner,sun6i-a31-i2c¬ cC/jfail defaulti2c@01c2b0002allwinner,sun6i-a31-i2c° cD0jokay defaulti2c@01c2b4002allwinner,sun6i-a31-i2c´ cE1jokay defaultmma8452@1d 2fsl,mma8452 i2c@01c2b8002allwinner,sun6i-a31-i2c¸ cF2 jdisabledethernet@01c300002allwinner,sun7i-a20-gmacT RPmacirq c!stmmacethallwinner_gmac_tx  stmmacethbk|jokay defaultrgmiiethernet-phy@128crypto-engine@01c1500062allwinner,sun6i-a31-cryptoallwinner,sun4i-a10-cryptoP Pc\ahbmodahbcodec@01c22c002allwinner,sun6i-a31-codec, c= apbcodec*&+rxtx jdisabledtimer@01c6000082allwinner,sun6i-a31-hstimerallwinner,sun7i-a20-hstimer03456c#spi@01c680002allwinner,sun6i-a31-spiƀ Ac$]ahbmod&+rxtx jdisabledspi@01c690002allwinner,sun6i-a31-spiƐ Bc%^ahbmod&+rxtx jdisabledspi@01c6a0002allwinner,sun6i-a31-spiƠ Cc&_ahbmod&+rxtx jdisabledspi@01c6b0002allwinner,sun6i-a31-spiư Dc'`ahbmod&+rxtx jdisabledinterrupt-controller@01c81000%2arm,cortex-a7-gicarm,cortex-a15-gic  @ `   28display-frontend@01e00000%2allwinner,sun6i-a31-display-frontend ]c5|u ahbmodram!28portsport@1endpoint@02%8%endpoint@12 8 display-frontend@01e20000%2allwinner,sun6i-a31-display-frontend ^c6}v ahbmodram"2 8 portsport@1endpoint@02&8&endpoint@12!8!display-backend@01e40000$2allwinner,sun6i-a31-display-backend `c4{x ahbmodram {portsport@0endpoint@0 28endpoint@1!28port@1endpoint@1"2#8#drc@01e500002allwinner,sun6i-a31-drc [c<r ahbmodram(portsport@0endpoint@1#2"8"port@1endpoint@1$2 8 display-backend@01e60000$2allwinner,sun6i-a31-display-backend _c3zw ahbmodramzportsport@0endpoint@0%28endpoint@1&28port@1endpoint@0'2(8(drc@01e700002allwinner,sun6i-a31-drc [c;q ahbmodram'portsport@0endpoint@0(2'8'port@1endpoint@0)2 8 rtc@01f000002allwinner,sun6i-a31-rtcT()interrupt-controller@1f00c002allwinner,sun6i-a31-r-intc  prcm@01f014002allwinner,sun6i-a31-prcmar100_clk2allwinner,sun6i-a31-ar100-clkc  ar1002*8*ahb0_clk2fixed-factor-clockc*ahb02+8+apb0_clk2allwinner,sun6i-a31-apb0-clkc+apb02,8,apb0_gates_clk#2allwinner,sun6i-a31-apb0-gates-clkc,Dapb0_pioapb0_irapb0_timerapb0_p2wiapb0_uartapb0_1wireapb0_i2c2-8-ir_clk2allwinner,sun4i-a10-mod0-clkcir2.8.apb0_rst 2allwinner,sun6i-a31-clock-reset2/8/cpucfg@01f01c002allwinner,sun6i-a31-cpuconfigir@01f020002allwinner,sun5i-a13-ir c-.apbir/ % @ jdisabledpinctrl@01f02c002allwinner,sun6i-a31-r-pinctrl,-.c-apbhosclosc/ir@0PL4s_irp2wiPL0PL1s_p2wi2080i2c@01f034002allwinner,sun6i-a31-p2wi4 'c-/ default0 jdisabledahci-5v2regulator-fixedahci-5vLK@LK@+> jdisabledusb0-vbus2regulator-fixed usb0-vbusLK@LK@+>  jdisabledusb1-vbus2regulator-fixed usb1-vbusLK@LK@+> jdisabledusb2-vbus2regulator-fixed usb2-vbusLK@LK@+>jokay default128vcc3v02regulator-fixedvcc3v0--28vcc3v32regulator-fixedvcc3v32Z2Zvcc5v02regulator-fixedvcc5v0LK@LK@i2c@0 2i2c-gpio default2 >C #address-cells#size-cellsinterrupt-parentmodelcompatiblerangesstdout-pathallwinner,pipelineclocksstatusethernet0serial0device_typereginterruptsclock-frequencyarm,cpu-registers-not-fw-configuredenable-methodclock-latencyoperating-points#cooling-cellscooling-min-levelcooling-max-levellinux,phandlepolling-delay-passivepolling-delaythermal-sensorstripcooling-devicetemperaturehysteresis#clock-cellsclock-output-namesallwinner,pipelinesresets#dma-cellsreset-namesclock-namesremote-endpointpinctrl-namespinctrl-0vmmc-supplybus-widthcd-gpioscd-invertedinterrupt-namesphysphy-namesextconreg-names#phy-cellsusb2_vbus-supply#reset-cellsgpio-controllerinterrupt-controller#interrupt-cells#gpio-cellspinsfunctiondrive-strengthbias-pull-up#sound-dai-cellsdmasdma-names#thermal-sensor-cellsreg-shiftreg-io-widthsnps,pblsnps,fixed-burstsnps,force_sf_dma_modephyphy-modeassigned-clocksassigned-clock-ratesclock-divclock-multregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-boot-onenable-active-highgpioi2c-gpio,delay-us