Z8(Qualcomm APQ8064/IFC6410"!qcom,apq8064-ifc6410qcom,apq8064,chosen=serial0:115200n8aliases#I/soc/gsbi@16600000/serial@16640000#Q/soc/gsbi@16500000/serial@16540000 Y/soc/gsbi@12440000/i2c@12460000 ^/soc/gsbi@12480000/i2c@124a0000 c/soc/gsbi@16200000/i2c@16280000 h/soc/gsbi@16300000/i2c@16380000 m/soc/gsbi@1a200000/spi@1a280000memoryrmemory~reserved-memorysmem@80000000~ wcnss@8f000000~pTTcpuscpu@0 !qcom,kraitqcom,kpss-acc-v1rcpu~eecpu@1 !qcom,kraitqcom,kpss-acc-v1rcpu~ggcpu@2 !qcom,kraitqcom,kpss-acc-v1rcpu~ iicpu@3 !qcom,kraitqcom,kpss-acc-v1rcpu~  kkl2-cache!cacheidle-statesspc#!qcom,idle-state-spcarm,idle-state thermal-zonescpu-thermal03A Qtripstrip0^$jypassivetrip1^j ycriticalcpu-thermal13A Qltripstrip0^$jypassivetrip1^j ycriticalcpu-thermal23A Qtripstrip0^$jypassivetrip1^j ycriticalcpu-thermal33A Qltripstrip0^$jypassivetrip1^j ycriticalcpu-pmu!qcom,krait-pmu u clockscxo_board !fixed-clock$..pxo_board !fixed-clocksleep_clk !fixed-clock--hwmutex!qcom,sfpb-mutex  smem !qcom,smemsmd !qcom,smdmodem@0 u%  disabledq6@1 uZ  disableddsps@3 u @ disabledriva@6 u  disabledsmsm !qcom,smsm    @apps@0~ZZmodem@1~ u&)>q6@2~ uY)>wcnss@3~ u)>SSdsps@4~ u)>firmwarescm!qcom,scm-apq8064O Vcoresoc !simple-buspinctrl@800000!qcom,apq8064-pinctrl~@br)> u~defaultsdc4-gpios??pios*gpio63gpio64gpio65gpio66gpio67gpio68sdc4sdcc1-pin-active88clk sdc1_clkcmd sdc1_cmd data sdc1_data sdcc3-pin-activeclk sdc3_clkcmd sdc3_cmddata sdc3_dataps_holdmuxgpio78ps_holdi2c1muxgpio20gpio21gsbi1pinconfgpio20gpio21i2c1_pins_sleepmuxgpio20gpio21gpiopinconfgpio20gpio21gsbi1_uart_2pinsmuxgpio18gpio19gsbi1gsbi1_uart_4pinsmuxgpio18gpio19gpio20gpio21gsbi1i2c2muxgpio24gpio25gsbi2pinconfgpio24gpio25i2c2_pins_sleepmuxgpio24gpio25gpiopinconfgpio24gpio25i2c3mux gpio8gpio9gsbi3pinconf gpio8gpio9i2c3_pins_sleepmux gpio8gpio9gpiopinconf gpio8gpio9i2c4muxgpio12gpio13gsbi4pinconfgpio12gpio13i2c4_pins_sleepmuxgpio12gpio13gpiopinconfgpio12gpio13spi5_defaultpinmuxgpio51gpio52gpio54gsbi5pinmux_csgpiogpio53pinconfgpio51gpio52gpio54pinconf_csgpio53spi5_sleeppinmuxgpiogpio51gpio52gpio53gpio54pinconfgpio51gpio52gpio53gpio54i2c6!!muxgpio16gpio17gsbi6pinconfgpio16gpio17i2c6_pins_sleep""muxgpio16gpio17gpiopinconfgpio16gpio17gsbi6_uart_2pinsmuxgpio14gpio15gsbi6gsbi6_uart_4pins  muxgpio14gpio15gpio16gpio17gsbi6gsbi7_uart_2pins##muxgpio82gpio83gsbi7gsbi7_uart_4pinsmuxgpio82gpio83gpio84gpio85gsbi7i2c7$$muxgpio84gpio85gsbi7pinconfgpio84gpio85i2c7_pins_sleep%%muxgpio84gpio85gpiopinconfgpio84gpio85riva-fm-activegpio14gpio15riva_fmriva-bt-activegpio16gpio17riva_btriva-wlan-active#gpio64gpio65gpio66gpio67gpio68 riva_wlanhdmi-pinctrlKKmuxgpio70gpio71gpio72hdmipinconf_ddcgpio70gpio71pinconf_hpdgpio72card_detect==muxgpio26gpiopcie_pinmuxJJmuxgpio27gpioconfgpio27 syscon@1200000!syscon~   interrupt-controller@2000000!qcom,msm-qgic2)>~ timer@200a0005!qcom,kpss-timerqcom,kpss-wdt-apq8064qcom,msm-timer$u~clock-controller@2088000!qcom,kpss-acc-v1~clock-controller@2098000!qcom,kpss-acc-v1~ clock-controller@20a8000!qcom,kpss-acc-v1~ clock-controller@20b8000!qcom,kpss-acc-v1~   power-controller@2089000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2~power-controller@2099000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2~ power-controller@20a9000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2~   power-controller@20b9000%!qcom,apq8064-saw2-v1.1-cpuqcom,saw2~   sps-sic-non-secure@12100000!syscon~gsbi@12440000okay!qcom,gsbi-v1.0.0 ~DO Viface"serial@12450000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm~E@ uO  Vcoreiface disabledi2c@12460000!qcom,i2c-qup-v1.1.1,~defaultsleep~F uO  Vcoreifaceokay @eeprom@52 !atmel,24c128~R6 gsbi@12480000 disabled!qcom,gsbi-v1.0.0 ~HO Vifacei2c@124a0000!qcom,i2c-qup-v1.1.1~J,~defaultsleep uO  Vcoreifacegsbi@16200000okay!qcom,gsbi-v1.0.0 ~ O Viface"i2c@16280000!qcom,i2c-qup-v1.1.1,~defaultsleep~( uO  Vcoreifaceokaygsbi@16300000okay!qcom,gsbi-v1.0.0 ~0O Viface"i2c@16380000!qcom,i2c-qup-v1.1.1,~defaultsleep~8 uO  Vcoreifaceokaygsbi@1a200000okay!qcom,gsbi-v1.0.0 ~ O Viface"serial@1a240000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm~$  uO  Vcoreiface disabledspi@1a280000!qcom,spi-qup-v1.1.1~( u,~defaultsleepO  Vcoreifaceokay? F5gsbi@16500000ok!qcom,gsbi-v1.0.0 ~PO Viface"serial@16540000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm~TP uO  Vcoreifaceok~default i2c@16580000!qcom,i2c-qup-v1.1.1!,"~defaultsleep~X uO  Vcoreifacegsbi@16600000ok!qcom,gsbi-v1.0.0 ~`O Viface"serial@16640000%!qcom,msm-uartdm-v1.3qcom,msm-uartdm~d` uO  Vcoreifaceok~default#i2c@16680000!qcom,i2c-qup-v1.1.1$,%~defaultsleep~h uO  Vcoreiface disabledrng@1a500000 !qcom,prng~PO Vcoressbi@c00000 !qcom,ssbi~ Opmic-arbiterpmic@1 !qcom,pm8821,uL>)mpps@50!qcom,pm8821-mppqcom,ssbi-mpp~P ubrqcom,ssbi@500000 !qcom,ssbi~P Opmic-arbiterpmic@0 !qcom,pm8921,uJ>)&&gpio@150 !qcom,pm8921-gpioqcom,ssbi-gpio~P`ubrnnwlan-gpiosmmpiosgpio43normaldnledoopiosgpio18normaldmpps@50!qcom,pm8921-mppqcom,ssbi-mpp~Pbr`urtc@11d!qcom,pm8921-rtc,&u'~qpwrkey@1c!qcom,pm8921-pwrkey~,&u23= qfprom@700000 !qcom,qfprom~pcalib~''backup_calib~((clock-controller@900000!qcom,gcc-apq8064~@'(calibcalib_backup  clock-controller@28000000!qcom,lcc-apq8064~(clock-controller@4000000!qcom,mmcc-apq8064~CCclock-controller@2011000!syscon~rpm@108000!qcom,rpm-apq8064~ $uackerrwakeupclock-controller!qcom,rpmcc-apq8064qcom,rpmccregulators!qcom,rpm-pm8921-regulators)*))**9*H+W+f+s1u((0**s2VVs3B@\I>HHs4w@w@0))s7  0++s8l1l2l3.2Z00l4B@w@11l5)0-::l6-p-p<<l7l8l9l10WWl11l12l14l15l16l17l18l21l22l2344l24UUl25l26l27l28l29lvs1AAlvs2XXlvs3lvs4lvs5lvs6IIlvs7usb-switchhdmi-switchMMncpusb@12500000 !qcom,ci-hdrc~PP udO ~ Vcoreiface  @core ulpi&,+usb-phyokay5otg//ulpiphy(!qcom,usb-hs-phy-apq8064qcom,usb-hs-phy=O-. Vsleepref/porH0T1,,usb@12520000 !qcom,ci-hdrc~RR uO ) ' Vcoreiface ) dcore ulpi&2+usb-phyokay5host33ulpiphy(!qcom,usb-hs-phy-apq8064qcom,usb-hs-phy=O-. Vsleepref3porH0T422usb@12530000 !qcom,ci-hdrc~SS uO , * Vcoreiface , ecore ulpi&5+usb-phyokay5host66ulpiphy(!qcom,usb-hs-phy-apq8064qcom,usb-hs-phy=O-. Vsleepref6porH0T455phy@1b400000!qcom,apq8064-sata-phyokay~@`phy_memO -Vcfg=77sata@29000000!qcom,apq8064-ahcigeneric-ahciokay~) u(O ; . )Vslave_ifaceifacebusrxoobcore_pmalive &7 +sata-phyj|)dma@12402000!qcom,bam-v1.3.0~@  ubO nVbam_clk99dma@12182000!qcom,bam-v1.3.0~  u`O pVbam_clk;;dma@121c2000!qcom,bam-v1.3.0~  u_O qVbam_clk>>amba !simple-bussdcc@12400000okay!arm,pl18xarm,primecell~default8~@  uhcmd_irqO x nVmclkapb_pclk99txrx :)sdcc@12180000!arm,pl18xarm,primecellokay~  ufcmd_irqO z pVmclkapb_pclk q%;;txrx <~default= .sdcc@121c0000!arm,pl18xarm,primecellokay~  uecmd_irqO { qVmclkapb_pclkl>>txrx~default? @A7Bsyscon@1a400000!qcom,tcsr-apq8064syscon~@adreno-3xx@4300000!qcom,adreno-3xx~0`kgsl_3d0_reg_memory uP kgsl_3d0_irq)Vcore_clkiface_clkmem_clkmem_iface_clk OCGCC!CBNDDDDDDDDDD D D D D DDDDDDDDDDDDDDDDDDEEEEEEEEEE E E E E EEEEEEEEEEEEEEEEEEqcom,gpu-pwrlevels!qcom,gpu-pwrlevelsqcom,gpu-pwrlevel@0Utqcom,gpu-pwrlevel@1Usyscon@5700000!syscon~ppGGmdss_dsi@4700000!qcom,mdss-dsi-ctrlcMDSS DSI CTRL->0 uR~p `dsi_ctrl8OCCCC9CTCjCXDViface_clkbus_clkcore_mmss_clksrc_clkbyte_clkpixel_clkcore_clk CSCWC8Ci iFFFFG&Fportsport@0~endpointport@1~endpointdsi-phy@4700200!qcom,dsi-phy-28nm-8960~ppp\"`dsi_plldsi_phydsi_phy_regulator Viface_clkOCFFiommu@7500000!qcom,apq8064-iommuVsmmu_pclkiommu_clkOC C~Pu?@PPiommu@7600000!qcom,apq8064-iommuVsmmu_pclkiommu_clkOC C~`u=>QQiommu@7c00000!qcom,apq8064-iommuVsmmu_pclkiommu_clkOC C!~uEFDDiommu@7d00000!qcom,apq8064-iommuVsmmu_pclkiommu_clkOC C!~uEEpci@1b500000!qcom,pcie-apq8064snps,dw-pcie ~PP ``dbielbiparfconfigrpci0 umsi>$%&'O + . -Vcoreifacephy( l k j i haxiahbporpciphyokHI@J~default hdmi-tx@4a00000!qcom,hdmi-tx-8960~defaultK~`core_physical uOOC>C C*Vcore_clkmaster_iface_clkslave_iface_clk&L +hdmi-phyokay"M3@ CHportsport@0~endpointMNRRport@1~endpointMOpphdmi-phy@4a00400!qcom,hdmi-phy-8960~``hdmi_phyhdmi_pllOCVslave_iface_clkokay"MLLmdp@5100000 !qcom,mdp4~ uK0OCMCCCNC_C`3Vcore_clkiface_clkbus_clklut_clkhdmi_clktv_clk NPPQQokayportsport@0~endpointport@1~endpointport@2~endpointport@3~endpointMRNNriva-pil@3204000!qcom,riva-pil~   @ `ccudxepmu]S wdogfatalTqH~U) disabledYYiris !qcom,wcn3660O.Vxo1VWXsmd-edge u crivawcnss !qcom,wcnss WCNSS_CTRLYbt!qcom,wcnss-btwifi!qcom,wcnss-wlanutxrxZ Z tx-enabletx-rings-emptyetb@1a01000!coresight-etb10arm,primecell~O Vapb_pclkportendpointM[]]tpiu@1a03000!!arm,coresight-tpiuarm,primecell~0O Vapb_pclkportendpointM\^^replicator!arm,coresight-replicatorO Vapb_pclkportsport@0~endpointM][[port@1~endpointM^\\port@2~endpointM_ddfunnel@1a04000#!arm,coresight-funnelarm,primecell~@O Vapb_pclkportsport@0~endpointM`ffport@1~endpointMahhport@4~endpointMbjjport@5~endpointMcllport@8~endpointMd__etm@1a1c000"!arm,coresight-etm3xarm,primecell~O Vapb_pclkeportendpointMf``etm@1a1d000"!arm,coresight-etm3xarm,primecell~O Vapb_pclkgportendpointMhaaetm@1a1e000"!arm,coresight-etm3xarm,primecell~O Vapb_pclkiportendpointMjbbetm@1a1f000"!arm,coresight-etm3xarm,primecell~O Vapb_pclkkportendpointMlccregulator-fixed@1!regulator-fixed2Z2Z  ext_3p3v/voltage> MOb@@pwrseq !simple-bussdcc4_pwrseq~defaultm!mmc-pwrseq-simple tn+BBleds !gpio-leds~defaultoled@1capq8064:green:user1 Inonhdmi-out!hdmi-connectorydportendpointMpOO #address-cells#size-cellsmodelcompatibleinterrupt-parentstdout-pathserial0serial1i2c0i2c1i2c2i2c3spi0device_typeregrangesno-maplinux,phandleenable-methodnext-level-cacheqcom,accqcom,sawcpu-idle-statescache-levelentry-latency-usexit-latency-usmin-residency-uspolling-delay-passivepolling-delaythermal-sensorscoefficientstemperaturehysteresisinterrupts#clock-cellsclock-frequencysyscon#hwlock-cellsmemory-regionhwlocksqcom,ipcqcom,smd-edgestatusqcom,ipc-1qcom,ipc-2qcom,ipc-3qcom,ipc-4#qcom,smem-state-cellsinterrupt-controller#interrupt-cellsclocksclock-namesgpio-controller#gpio-cellspinctrl-namespinctrl-0pinsfunctiondrive-strenghbias-disablebias-pull-updrive-strengthoutput-highbias-pull-downcpu-offsetregulatorcell-indexsyscon-tcsrqcom,modepinctrl-1pagesizenum-cscs-gpiosqcom,controller-typepower-sourceallow-set-timedebouncenvmem-cellsnvmem-cell-names#reset-cells#thermal-sensor-cellsinterrupt-namesvin_lvs1_3_6-supplyvin_lvs2-supplyvin_lvs4_5_7-supplyvdd_l1_l2_l12_l18-supplyvdd_l24-supplyvdd_l25-supplyvdd_l26-supplyvdd_l27-supplyvdd_l28-supplyregulator-always-onregulator-min-microvoltregulator-max-microvoltqcom,switch-mode-frequencyassigned-clocksassigned-clock-ratesresetsreset-namesphy_typeahb-burst-configphysphy-namesdr_mode#phy-cellsv3p3-supplyv1p8-supplyreg-namesports-implementedtarget-supply#dma-cellsqcom,eearm,primecell-periphidbus-widthmax-frequencynon-removablecap-sd-highspeedcap-mmc-highspeeddmasdma-namesvmmc-supplyvqmmc-supplyno-1-8-vcd-gpiosmmc-pwrseqqcom,chipidiommusqcom,gpu-freqlabelassigned-clock-parentssyscon-sfpb#iommu-cellsqcom,ncblinux,pci-domainbus-rangenum-lanesinterrupt-map-maskinterrupt-mapvdda-supplyvdda_phy-supplyvdda_refclk-supplyperst-gpiocore-vdda-supplyhdmi-mux-supplyhpd-gpiosremote-endpointinterrupts-extendedvddcx-supplyvddmx-supplyvddpx-supplyvddxo-supplyvddrfa-supplyvddpa-supplyvdddig-supplyqcom,smd-channelsqcom,mmioqcom,smem-statesqcom,smem-state-namesslave-modecpuregulator-nameregulator-typestartup-delay-usenable-active-highregulator-boot-onreset-gpiosdefault-state