8h({0/Engicam i.CoreM6 DualLite/Solo RQS Starter Kit"!engicam,imx6-icore-rqsfsl,imx6dlchosenmemory,memory8aliases):zcorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba disabledecspi@02008000 !fsl,imx6q-ecspifsl,imx51-ecspi8@ ([ppzipgper   rxtx disabledecspi@0200c000 !fsl,imx6q-ecspifsl,imx51-ecspi8@ ( [qqzipgper   rxtx disabledecspi@02010000 !fsl,imx6q-ecspifsl,imx51-ecspi8@ (![rrzipgper   rxtx disabledecspi@02014000 !fsl,imx6q-ecspifsl,imx51-ecspi8@@ ("[sszipgper   rxtx disabledserial@02020000!fsl,imx6q-uartfsl,imx21-uart8@ ([zipgper   rxtx disabledesai@02024000!fsl,imx35-esai8@@ (3([vzcorememextalfsysspba   rxtx disabledssi@02028000!fsl,imx6q-ssifsl,imx51-ssi8@ (.[ zipgbaud  % &rxtxokayssi@0202c000!fsl,imx6q-ssifsl,imx51-ssi8@ (/[ zipgbaud  ) *rxtx disabledssi@02030000!fsl,imx6q-ssifsl,imx51-ssi8@ (0[ zipgbaud  - .rxtx disabledasrc@02034000!fsl,imx53-asrc8@@ (2[kzmemipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`      rxarxbrxctxatxbtxcokayspba@0203c0008@vpu@02040000!fsl,imx6dl-vpucnm,coda9608(  3bitjpeg[zperahb  aipstz@0207c0008@pwm@02080000!fsl,imx6q-pwmfsl,imx27-pwm8@ (S[>zipgper disabledpwm@02084000!fsl,imx6q-pwmfsl,imx27-pwm8@@ (T[>zipgper disabledpwm@02088000!fsl,imx6q-pwmfsl,imx27-pwm8@ (U[>zipgper disabledpwm@0208c000!fsl,imx6q-pwmfsl,imx27-pwm8@ (V[>zipgper disabledflexcan@02090000!fsl,imx6q-flexcan8 @ (n[lmzipgper disabledflexcan@02094000!fsl,imx6q-flexcan8 @@ (o[nozipgper disabledgpt@02098000!fsl,imx6dl-gpt8 @ (7[wxzipgperosc_pergpio@0209c000!fsl,imx6q-gpiofsl,imx35-gpio8 @(BC@   {y~zb/h/gpio@020a0000!fsl,imx6q-gpiofsl,imx35-gpio8 @(DEJIHGFEDOvuqgpio@020a4000!fsl,imx6q-gpiofsl,imx35-gpio8 @@(FG@ai cQb h gpio@020a8000!fsl,imx6q-gpiofsl,imx35-gpio8 @(HI     '8=.gpio@020ac000!fsl,imx6q-gpiofsl,imx35-gpio8 @(JKxML/ 9%$#&gpio@020b0000!fsl,imx6q-gpiofsl,imx35-gpio8 @(LM K   Ngpio@020b4000!fsl,imx6q-gpiofsl,imx35-gpio8 @@(NO   kpp@020b8000!fsl,imx6q-kppfsl,imx21-kpp8 @ (R[> disabledwdog@020bc000!fsl,imx6q-wdtfsl,imx21-wdt8 @ (P[wdog@020c0000!fsl,imx6q-wdtfsl,imx21-wdt8 @ (Q[ disabledccm@020c4000!fsl,imx6q-ccm8 @@(WXbhanatop@020c8000#!fsl,imx6q-anatopsysconsimple-bus8 $(16bhregulator-1p1!fsl,anatop-regulator.vdd1p1=B@UOm 5regulator-3p0!fsl,anatop-regulator.vdd3p0=*U0m ( 3@regulator-2p5!fsl,anatop-regulator.vdd2p5="UU)0m0 +xregulator-vddcore!fsl,anatop-regulator.vddarm= U m@p 7  bNhNregulator-vddpu!fsl,anatop-regulator.vddpu= U N@ p 7  bhregulator-vddsoc!fsl,anatop-regulator.vddsoc= U m@p 7  bOhOtempmon!fsl,imx6q-tempmon (1jv[usbphy@020c9000"!fsl,imx6q-usbphyfsl,imx23-usbphy8  (,[b"h"usbphy@020ca000"!fsl,imx6q-usbphyfsl,imx23-usbphy8  (-[b&h&snvs@020cc000#!fsl,sec-v4.0-monsysconsimple-mfd8 @bhsnvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lp4(snvs-poweroff!syscon-poweroff8`U` disabledepit@020d00008 @ (8epit@020d40008 @@ (9src@020d8000!fsl,imx6q-srcfsl,imx51-src8 @([`b h gpc@020dc000!fsl,imx6q-gpc8 @(YZ[>zipgbhpgcpower-domain@08power-domain@180[zJybhiomuxc-gpr@020e0000'!fsl,imx6q-iomuxc-gprsysconsimple-mfd88bhmux-controller !mmio-mux8448 (( bhipu1_csi0_mux@34 !video-muxport@08endpointb8h8port@18endpointb:h:port@28endpointb<h<port@38endpointb>h>port@48endpointport@58endpointbChCipu1_csi1_mux@34 !video-muxport@08endpointb9h9port@18endpointb;h;port@28endpointb=h=port@38endpointb?h?port@48endpointport@58endpointbDhDiomuxc@020e0000!fsl,imx6dl-iomuxc8@bhaudmux`000b7h7enetgrp000000000 0$0(0b(h(i2c1grp0X(h@tDl@b4h4i2c2grp0P8p@dLt@b5h5i2c3grpH0x@L|@ 0b6h6pciegrpxHYb h uart4grp0D,X@ bBhBusbhubgrp4YbVhVusbotggrppYb%h%usdhc1grppq (qpqpqpqpqb*h*usdhc3grppp  4ppppppp ppY,Yb+h+usdhc3grp_100mhzp  4ppp pb,h,usdhc3grp_200mhzp  4ppp pb-h-usdhc4grp<$pp8 8p@(ppD,ppH0ppL4ppP8ppT<ppX@pp\Dppb0h0usdhc4grp_100mhz<$p8 8@(pD,pH0pL4pP8pT<pX@p\Dpb1h1usdhc4grp_200mhz<$p8 8@(pD,pH0pL4pP8pT<pX@p\Dpb2h2ldb!fsl,imx6q-ldbfsl,imx53-ldb disabled0[!"'((zdi0_plldi1_plldi0_seldi1_seldi0di1lvds-channel@08 disabledport@08endpointbGhGport@18endpointbKhKlvds-channel@18 disabledport@08endpoint bHhHport@18endpoint!bLhLdcic@020e40008@@ (|dcic@020e80008@ (}sdma@020ec000!fsl,imx6q-sdmafsl,imx35-sdma8@ ([zipgahbCimx/sdma/sdma-imx6q.binb h pxp@020f00008@ (bepdc@020f40008@@ (alcdif@020f80008@ ('aips-bus@02100000!fsl,aips-bussimple-bus8!caam@2100000 !fsl,sec-v4.08 ! [zmemaclkipgemi_slowjr0@1000!fsl,sec-v4.0-job-ring8 (ijr1@2000!fsl,sec-v4.0-job-ring8  (jaipstz@0217c0008@usb@02184000!fsl,imx6q-usbfsl,imx27-usb8@ (+[)"4#@Qeokayy$hdefaultv%usb@02184200!fsl,imx6q-usbfsl,imx27-usb8B (([)&4#host@Qeokayy'usb@02184400!fsl,imx6q-usbfsl,imx27-usb8D ()[4#host@Qe disabledusb@02184600!fsl,imx6q-usbfsl,imx27-usb8F (*[4#host@Qe disabledusbmisc@02184800!fsl,imx6q-usbmisc8H[b#h#ethernet@02188000!fsl,imx6q-fec8@ vw[uu zipgahbptpokayhdefaultv()rgmiimdioethernet-phyttX X#0=<J<W<db)h)mlb@0218c0008@$(5u~usdhc@02190000!fsl,imx6q-usdhc8@ ([ zipgahbperqokayhdefaultv*{usdhc@02194000!fsl,imx6q-usdhc8@@ ([ zipgahbperq disabledusdhc@02198000!fsl,imx6q-usdhc8@ ([ zipgahbperqokay"hdefaultstate_100mhzstate_200mhzv+,-. /{usdhc@0219c000!fsl,imx6q-usdhc8@ ([ zipgahbperqokay"hdefaultstate_100mhzstate_200mhzv0123{i2c@021a0000!fsl,imx6q-i2cfsl,imx21-i2c8@ ($[}okayhdefaultv4i2c@021a4000!fsl,imx6q-i2cfsl,imx21-i2c8@@ (%[~okayhdefaultv5i2c@021a8000!fsl,imx6q-i2cfsl,imx21-i2c8@ (&[okayhdefaultv6romcp@021ac0008@mmdc@021b0000!fsl,imx6q-mmdc8@mmdc@021b40008@@weim@021b8000!fsl,imx6q-weim8@ ([ disabledocotp@021bc000!fsl,imx6q-ocotpsyscon8@[bhtzasc@021d00008@ (ltzasc@021d40008@@ (maudmux@021d8000"!fsl,imx6q-audmuxfsl,imx31-audmux8@okayhdefaultv7mipi@021dc000!fsl,imx6-mipi-csi28@(de[a zdphyrefpix disabledport@18endpoint@08bhendpoint@19bhport@28endpoint@0:bhendpoint@1;bhport@38endpoint@0<bhendpoint@1=bhport@48endpoint@0>bhendpoint@1?bhmipi@021e00008@ disabledportsport@08endpoint@bFhFport@18endpointAbJhJvdoa@021e4000!fsl,imx6q-vdoa8@@ ([serial@021e8000!fsl,imx6q-uartfsl,imx21-uart8@ ([zipgper   rxtx disabledserial@021ec000!fsl,imx6q-uartfsl,imx21-uart8@ ([zipgper   rxtx disabledserial@021f0000!fsl,imx6q-uartfsl,imx21-uart8@ ([zipgper   rxtxokayhdefaultvBserial@021f4000!fsl,imx6q-uartfsl,imx21-uart8@@ ([zipgper  ! "rxtx disabledi2c@021f8000!fsl,imx6q-i2cfsl,imx21-i2c8@ (#[t disabledipu@02400000!fsl,imx6q-ipu8@@([ zbusdi0di1 port@08bPhPendpointCbhport@18bQhQendpointDbhport@28bRhRdisp0-endpointhdmi-endpointEbhmipi-endpointFb@h@lvds0-endpointGbhlvds1-endpointHb h port@38bShSdisp1-endpointhdmi-endpointIbhmipi-endpointJbAhAlvds0-endpointKbhlvds1-endpointLb!h!sram@00900000 !mmio-sram8[b h cpuscpu@0!arm,cortex-a9,cpu8M2  02  l([h)zarmpll2_pfd2_396msteppll1_swpll1_sysN)3Ocpu@1!arm,cortex-a9,cpu8Mcapture-subsystem!fsl,imx-capture-subsystem>PQdisplay-subsystem!fsl,imx-display-subsystem>RSgpu-subsystem!fsl,imx-gpu-subsystemDTUregulator-1p8v!regulator-fixed.1P8V=w@Uw@Jmregulator-2p5v!regulator-fixed.2P5V=&%U&%Jmregulator-3p3v!regulator-fixed.3P3V=2ZU2ZJmregulator-sd3-vmmc!regulator-fixed.P3V3_SD3_SWITCHED=2ZU2Z /\b.h.regulator-sd4-vmmc!regulator-fixed.P3V3_SD4_SWITCHED=2ZU2ZJmb3h3regulator-usb-h1-vbus!regulator-fixed .usb_h1_vbus=LK@ULK@Jmb'h'regulator-usb-otg-vbus!regulator-fixed .usb_otg_vbus=LK@ULK@Jmb$h$usb-hub!smsc,usb3503ahdefaultvV o/[zrefclk #address-cells#size-cellsmodelcompatibledevice_typeregethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usbphy0usbphy1i2c3#clock-cellsclock-frequencyinterrupt-parentrangesinterruptsinterrupt-names#dma-cellsdma-channelsclockslinux,phandlereg-namesclock-namesdmasdma-namesstatusgprremote-endpointpower-domains#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridebus-rangenum-lanesinterrupt-map-maskinterrupt-mappinctrl-namespinctrl-0reset-gpio#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsgpio-controller#gpio-cellsgpio-rangesassigned-clocksassigned-clock-parentsregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,tempmonfsl,tempmon-datafsl,anatopregmapvalue#reset-cells#power-domain-cellspower-supply#mux-control-cellsmux-reg-masksmux-controlsfsl,pinsfsl,sdma-ram-script-namefsl,sec-erafsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydisable-over-currentdr_mode#index-cellsinterrupts-extendedphy-handlephy-moderxc-skew-pstxc-skew-pstxen-skew-psrxdv-skew-psrxd0-skew-psrxd1-skew-psrxd2-skew-psrxd3-skew-pstxd0-skew-pstxd1-skew-pstxd2-skew-pstxd3-skew-psbus-widthno-1-8-vpinctrl-1pinctrl-2vmcc-supplycd-gpiosbus-witdhnon-removablefsl,weim-cs-gprnext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latencyarm-supplypu-supplysoc-supplyportscoresregulator-boot-onenable-active-highreset-gpios