x8(\%aristainetos i.MX6 Dual Lite Board 4 !fsl,imx6dlchosenmemory,memory8@aliases):zcorerxtx0rxtx1rxtx2rxtx3rxtx4rxtx5rxtx6rxtx7spba disabledecspi@02008000 !fsl,imx6q-ecspifsl,imx51-ecspi8@ ([ppzipgper   rxtx disabledecspi@0200c000 !fsl,imx6q-ecspifsl,imx51-ecspi8@ ( [qqzipgper   rxtxokay  default ecspi@02010000 !fsl,imx6q-ecspifsl,imx51-ecspi8@ (![rrzipgper   rxtx disabledecspi@02014000 !fsl,imx6q-ecspifsl,imx51-ecspi8@@ ("[sszipgper   rxtxokay  default m25p80@0 !micron,n25q128a11jedec,spi-nor1-8serial@02020000!fsl,imx6q-uartfsl,imx21-uart8@ ([zipgper   rxtx disabledesai@02024000!fsl,imx35-esai8@@ (3([vzcorememextalfsysspba   rxtx disabledssi@02028000!fsl,imx6q-ssifsl,imx51-ssi8@ (.[ zipgbaud  % &rxtx disabledssi@0202c000!fsl,imx6q-ssifsl,imx51-ssi8@ (/[ zipgbaud  ) *rxtx disabledssi@02030000!fsl,imx6q-ssifsl,imx51-ssi8@ (0[ zipgbaud  - .rxtx disabledasrc@02034000!fsl,imx53-asrc8@@ (2[kzmemipgasrck_0asrck_1asrck_2asrck_3asrck_4asrck_5asrck_6asrck_7asrck_8asrck_9asrck_aasrck_basrck_casrck_dasrck_easrck_fspba`      rxarxbrxctxatxbtxcokayspba@0203c0008@vpu@02040000!fsl,imx6dl-vpucnm,coda9608(  3bitjpeg[zperahbaipstz@0207c0008@pwm@02080000!fsl,imx6q-pwmfsl,imx27-pwm8@ (S[>zipgperokayb\h\pwm@02084000!fsl,imx6q-pwmfsl,imx27-pwm8@@ (T[>zipgper disabledpwm@02088000!fsl,imx6q-pwmfsl,imx27-pwm8@ (U[>zipgper disabledpwm@0208c000!fsl,imx6q-pwmfsl,imx27-pwm8@ (V[>zipgper disabledflexcan@02090000!fsl,imx6q-flexcan8 @ (n[lmzipgperokaydefaultflexcan@02094000!fsl,imx6q-flexcan8 @@ (o[nozipgperokaydefaultgpt@02098000!fsl,imx6dl-gpt8 @ (7[wxzipgperosc_pergpio@0209c000!fsl,imx6q-gpiofsl,imx35-gpio8 @(BC@    {y~zb]h]gpio@020a0000!fsl,imx6q-gpiofsl,imx35-gpio8 @(DE JIHGFEDOvuqgpio@020a4000!fsl,imx6q-gpiofsl,imx35-gpio8 @@(FG@ ai cQb h gpio@020a8000!fsl,imx6q-gpiofsl,imx35-gpio8 @(HI      '8=.b1h1gpio@020ac000!fsl,imx6q-gpiofsl,imx35-gpio8 @(JK xML/ 9%$#&gpio@020b0000!fsl,imx6q-gpiofsl,imx35-gpio8 @(LM  K   Ngpio@020b4000!fsl,imx6q-gpiofsl,imx35-gpio8 @@(NO    kpp@020b8000!fsl,imx6q-kppfsl,imx21-kpp8 @ (R[> disabledwdog@020bc000!fsl,imx6q-wdtfsl,imx21-wdt8 @ (P[wdog@020c0000!fsl,imx6q-wdtfsl,imx21-wdt8 @ (Q[ disabledccm@020c4000!fsl,imx6q-ccm8 @@(WXbhanatop@020c8000#!fsl,imx6q-anatopsysconsimple-bus8 $(16bhregulator-1p1!fsl,anatop-regulatorvdd1p1&B@>OVj| 5regulator-3p0!fsl,anatop-regulatorvdd3p0&*>0Vj |( 3@regulator-2p5!fsl,anatop-regulatorvdd2p5&"U>)0Vj0| +xregulator-vddcore!fsl,anatop-regulatorvddarm& > Vj@|p    bRhRregulator-vddpu!fsl,anatop-regulatorvddpu& > 7j@| p    bhregulator-vddsoc!fsl,anatop-regulatorvddsoc& > Vj@|p    bShStempmon!fsl,imx6q-tempmon (1S_[usbphy@020c9000"!fsl,imx6q-usbphyfsl,imx23-usbphy8  (,[pb(h(usbphy@020ca000"!fsl,imx6q-usbphyfsl,imx23-usbphy8  (-[pb,h,snvs@020cc000#!fsl,sec-v4.0-monsysconsimple-mfd8 @bhsnvs-rtc-lp!fsl,sec-v4.0-mon-rtc-lp{u4(snvs-poweroff!syscon-poweroff{u8`m` disabledepit@020d00008 @ (8epit@020d40008 @@ (9src@020d8000!fsl,imx6q-srcfsl,imx51-src8 @([`bhgpc@020dc000!fsl,imx6q-gpc8 @(YZ [>zipgbhpgcpower-domain@08power-domain@180[zJybhiomuxc-gpr@020e0000'!fsl,imx6q-iomuxc-gprsysconsimple-mfd88bhmux-controller !mmio-mux8448 (( bhipu1_csi0_mux@34 !video-muxport@08endpointb7h7port@18endpointb9h9port@28endpointb;h;port@38endpointb=h=port@48endpointport@58endpointbDhDipu1_csi1_mux@34 !video-muxport@08endpointb8h8port@18endpointb:h:port@28endpointb<h<port@38endpoint b>h>port@48endpointport@58endpoint!bEhEiomuxc@020e0000!fsl,imx6dl-iomuxc8@default"#bhimx6qdl-aristainetosaristainetos-usbh1-vbusP0bZhZaristainetos-usbotg-vbushP0b[h[audmuxgrp`tx|b6h6backlightgrpH@D,$b^h^ecspi2grp`< @d4b h ecspi4grpxX(\,tDT$\Db h enetgrp @(b.h.flexcan1grp0`HL4bhflexcan2grp0bhgpiogrpH0L4P8T<(,048< D,b#h#gpminandgrppXlTt\x`<$8 lptx|@(bhhoggrpxHb"h"i2c1grp0l@h@b3h3i2c2grp0P8p@dLt@b4h4i2c3grp0Hx@L|@b5h5ipudisp1grp   bOhOuart2grp0l<p@ bAhAuart4grp`ThXl dx h|bBhBuart5grp0\p`t bChCusbotggrppYb+h+usdhc1grppY (YpYpYpYpYX@b/h/usdhc2grppY 0YpYpYpYpYH0b2h2ldb!fsl,imx6q-ldbfsl,imx53-ldb disabled0[!"'((zdi0_plldi1_plldi0_seldi1_seldi0di1lvds-channel@08 disabledport@08endpoint$bIhIport@18endpoint%bMhMlvds-channel@18 disabledport@08endpoint&bJhJport@18endpoint'bNhNdcic@020e40008@@ (|dcic@020e80008@ (}sdma@020ec000!fsl,imx6q-sdmafsl,imx35-sdma8@ ([zipgahbCimx/sdma/sdma-imx6q.binb h pxp@020f00008@ (bepdc@020f40008@@ (alcdif@020f80008@ ('aips-bus@02100000!fsl,aips-bussimple-bus8!caam@2100000 !fsl,sec-v4.08 ! [zmemaclkipgemi_slowjr0@1000!fsl,sec-v4.0-job-ring8 (ijr1@2000!fsl,sec-v4.0-job-ring8  (jaipstz@0217c0008@usb@02184000!fsl,imx6q-usbfsl,imx27-usb8@ (+[()):Nokayb*default+nhostusb@02184200!fsl,imx6q-usbfsl,imx27-usb8B (([,)host):Nokayb-usb@02184400!fsl,imx6q-usbfsl,imx27-usb8D ()[)host):N disabledusb@02184600!fsl,imx6q-usbfsl,imx27-usb8F (*[)host):N disabledusbmisc@02184800!fsl,imx6q-usbmisc8H[b)h)ethernet@02188000!fsl,imx6q-fec8@  v w[uu zipgahbptpokaydefault.rmii  mlb@0218c0008@$(5u~usdhc@02190000!fsl,imx6q-usdhc8@ ([ zipgahbperokaydefault/0 1usdhc@02194000!fsl,imx6q-usdhc8@@ ([ zipgahbperokaydefault20 1usdhc@02198000!fsl,imx6q-usdhc8@ ([ zipgahbper disabledusdhc@0219c000!fsl,imx6q-usdhc8@ ([ zipgahbper disabledi2c@021a0000!fsl,imx6q-i2cfsl,imx21-i2c8@ ($[}okaydefault3tmp103@71 !ti,tmp1038qi2c@021a4000!fsl,imx6q-i2cfsl,imx21-i2c8@@ (%[~okaydefault4i2c@021a8000!fsl,imx6q-i2cfsl,imx21-i2c8@ (&[okaydefault5rtc@68!dallas,m41t008hromcp@021ac0008@mmdc@021b0000!fsl,imx6q-mmdc8@mmdc@021b40008@@weim@021b8000!fsl,imx6q-weim8@ ([ disabledocotp@021bc000!fsl,imx6q-ocotpsyscon8@[bhtzasc@021d00008@ (ltzasc@021d40008@@ (maudmux@021d8000"!fsl,imx6q-audmuxfsl,imx31-audmux8@okaydefault6mipi@021dc000!fsl,imx6-mipi-csi28@(de[a zdphyrefpix disabledport@18endpoint@07bhendpoint@18bhport@28endpoint@09bhendpoint@1:bhport@38endpoint@0;bhendpoint@1<bhport@48endpoint@0=bhendpoint@1>b h mipi@021e00008@ disabledportsport@08endpoint?bHhHport@18endpoint@bLhLvdoa@021e4000!fsl,imx6q-vdoa8@@ ([serial@021e8000!fsl,imx6q-uartfsl,imx21-uart8@ ([zipgper   rxtxokaydefaultAserial@021ec000!fsl,imx6q-uartfsl,imx21-uart8@ ([zipgper   rxtx disabledserial@021f0000!fsl,imx6q-uartfsl,imx21-uart8@ ([zipgper   rxtxokaydefaultBserial@021f4000!fsl,imx6q-uartfsl,imx21-uart8@@ ([zipgper  ! "rxtxokaydefaultCi2c@021f8000!fsl,imx6q-i2cfsl,imx21-i2c8@ (#[t disabledipu@02400000!fsl,imx6q-ipu8@@([ zbusdi0di1port@08bThTendpointDbhport@18bUhUendpointEb!h!port@28bVhVdisp0-endpointFbPhPhdmi-endpointGbhmipi-endpointHb?h?lvds0-endpointIb$h$lvds1-endpointJb&h&port@38bWhWdisp1-endpointhdmi-endpointKbhmipi-endpointLb@h@lvds0-endpointMb%h%lvds1-endpointNb'h'sram@00900000 !mmio-sram8[bhdisplay@di0!fsl,imx-parallel-displayrgb24defaultOokaydisplay-timings480x800p60À"* 2;? K UanxportendpointPbFhFcpuscpu@0!arm,cortex-a9,cpu8Q2  02  l([h)zarmpll2_pfd2_396msteppll1_swpll1_sysRScpu@1!arm,cortex-a9,cpu8Qcapture-subsystem!fsl,imx-capture-subsystemTUdisplay-subsystem!fsl,imx-display-subsystemVWgpu-subsystem!fsl,imx-gpu-subsystemXYregulators !simple-busregulator@0!regulator-fixed2P5V&&%>&%Vregulator@1!regulator-fixed3P3V&2Z>2ZVb0h0regulator@2!regulator-fixed  defaultZ usb_h1_vbus&LK@>LK@b-h-regulator@3!regulator-fixed 1default[ usb_otg_vbus&LK@>LK@b*h*backlight!pwm-backlight \LK@ $ @6 O]default^okay #address-cells#size-cellsmodelcompatibledevice_typeregethernet0can0can1gpio0gpio1gpio2gpio3gpio4gpio5gpio6i2c0i2c1i2c2ipu0mmc0mmc1mmc2mmc3serial0serial1serial2serial3serial4spi0spi1spi2spi3usbphy0usbphy1i2c3#clock-cellsclock-frequencyinterrupt-parentrangesinterruptsinterrupt-names#dma-cellsdma-channelsclockslinux,phandlereg-namesclock-namesdmasdma-namesstatuspinctrl-namespinctrl-0gprremote-endpointpower-domains#interrupt-cellsinterrupt-controllercache-unifiedcache-levelarm,tag-latencyarm,data-latencyarm,shared-overridebus-rangenum-lanesinterrupt-map-maskinterrupt-mapcs-gpiosspi-max-frequency#sound-dai-cellsfsl,fifo-depthfsl,asrc-ratefsl,asrc-widthresetsiram#pwm-cellsgpio-controller#gpio-cellsgpio-rangesregulator-nameregulator-min-microvoltregulator-max-microvoltregulator-always-onanatop-reg-offsetanatop-vol-bit-shiftanatop-vol-bit-widthanatop-min-bit-valanatop-min-voltageanatop-max-voltageanatop-enable-bitanatop-delay-reg-offsetanatop-delay-bit-shiftanatop-delay-bit-widthregulator-enable-ramp-delayfsl,tempmonfsl,tempmon-datafsl,anatopregmapvalue#reset-cells#power-domain-cellspower-supply#mux-control-cellsmux-reg-masksmux-controlsfsl,pinsfsl,sdma-ram-script-namefsl,sec-erafsl,usbphyfsl,usbmiscahb-burst-configtx-burst-size-dwordrx-burst-size-dwordvbus-supplydisable-over-currentdr_mode#index-cellsinterrupts-extendedphy-modephy-reset-gpiosbus-widthvmmc-supplycd-gpiosfsl,weim-cs-gpruart-has-rtsctsinterface-pix-fmtnative-modehactivevactivehfront-porchhback-porchhsync-lenvback-porchvfront-porchvsync-lenhsync-activevsync-activenext-level-cacheoperating-pointsfsl,soc-operating-pointsclock-latencyarm-supplypu-supplysoc-supplyportscoresenable-active-highgpiopwmsbrightness-levelsdefault-brightness-levelenable-gpios