8<( \google,kappamediatek,mt8183 +7Google kappa boardaliases=/soc/i2c@11007000B/soc/i2c@11011000G/soc/i2c@11009000L/soc/i2c@1100f000Q/soc/i2c@11008000V/soc/i2c@11016000[/soc/i2c@11005000`/soc/i2c@1101a000e/soc/i2c@1101b000j/soc/i2c@11014000o/soc/i2c@11015000u/soc/i2c@11017000{/soc/ovl@14008000/soc/ovl@14009000/soc/ovl@1400a000/soc/rdma@1400b000/soc/rdma@1400c000/soc/serial@11002000/soc/mmc@11230000/soc/mmc@11240000cpus+cpu-mapcluster0core0core1core2core3cluster1core0core1core2core3 cpu@0cpuarm,cortex-a53psci T  (cpu@1cpuarm,cortex-a53psci T  (cpu@2cpuarm,cortex-a53psci T  (cpu@3cpuarm,cortex-a53psci T  (cpu@100cpuarm,cortex-a73psci  (cpu@101cpuarm,cortex-a73psci  (cpu@102cpuarm,cortex-a73psci  (cpu@103cpuarm,cortex-a73psci  ( idle-states0pscicpu-sleeparm,idle-state=Nev ( cluster-sleep-0arm,idle-state=Nev( cluster-sleep-1arm,idle-state=Nev( opp_table0operating-points-v2(Yopp-300000000 h Popp-320000000 Popp-340000000C < Popp-360000000u* Ҧ Popp-380000000W  Popp-400000000ׄ z Popp-420000000  Popp-460000000k  L Popp-500000000e } Popp-540000000 / ` Popp-580000000" 4 Popp-620000000$s  Popp-653000000&@ YF Popp-698000000) Aopp-743000000,IG  6opp-800000000/ Hpmu-a53arm,cortex-a53-pmu pmu-a73arm,cortex-a73-pmu psci arm,psci-1.0smcoscillator fixed-clockclk26m(%timerarm,armv8-timer @   soc+ simple-bussoc_data@8000000%mediatek,mt8183-efusemediatek,efuse+okayinterrupt-controller@c000000 arm,gic-v3 P   @ A B  (ppi-partitionsinterrupt-partition-0&(interrupt-partition-1& (syscon@c530000mediatek,mt8183-mcucfgsyscon Sinterrupt-controller@c530a80.mediatek,mt8183-sysirqmediatek,mt6577-sysirq  S P(syscon@10000000 mediatek,mt8183-topckgensyscon(syscon@10001000 mediatek,mt8183-infracfgsyscon/(syscon@10003000mediatek,mt8183-pericfgsyscon0(Mpinctrl@10005000mediatek,mt8183-pinctrlPDtboard2?pwm@1100e000mediatek,mt8183-disp-pwm Q@_<5CmainmmokayEdefaultSA(apwm@11006000mediatek,mt8183-pwm`_0<Ctopmainpwm1pwm2pwm3pwm4i2c@1100f000mediatek,mt8183-i2c  T< * Cmaindma+okayEdefaultSBspi@11010000mediatek,mt8183-spi+ |<68Cparent-clksel-clkspi-clkokayEdefaultSCFspi-flash@0winbond,w25q64dwjedec,spi-norc}x@i2c@11011000mediatek,mt8183-i2c  U<9* Cmaindma+okayEdefaultSDspi@11012000mediatek,mt8183-spi+  <6;Cparent-clksel-clkspi-clkokayEdefaultSEFcros-ec@0google,cros-ec-spic- EdefaultSFi2c-tunnelgoogle,cros-ec-i2c-tunnelj+sbs-battery@bsbs,sbs-battery |extcon0google,extcon-usbc-cros-eccbasgoogle,cros-cbaskeyboard-controllergoogle,cros-ec-keyb D;<=>?@A B CD}0Y1 d"#(  \V |})   + ^a !%$' & + ,./-32*5 4 9    8 l j6  g iec-pwmgoogle,cros-ec-pwm_ disabledspi@11013000mediatek,mt8183-spi+0 <6<Cparent-clksel-clkspi-clk disabledEdefaultSGFi2c@11014000mediatek,mt8183-i2c @ <H*G Cmaindmaarb+ disabledi2c@11015000mediatek,mt8183-i2c P <J*I Cmaindmaarb+ disabledi2c@11016000mediatek,mt8183-i2c ` V<D*E Cmaindmaarb+okayEdefaultSHi2c@11017000mediatek,mt8183-i2c p <F*E Cmaindmaarb+ disabledspi@11018000mediatek,mt8183-spi+ <6KCparent-clksel-clkspi-clk disabledEdefaultSIFspi@11019000mediatek,mt8183-spi+ <6LCparent-clksel-clkspi-clk disabledEdefaultSJFi2c@1101a000mediatek,mt8183-i2c  X<b* Cmaindma+ disabledi2c@1101b000mediatek,mt8183-i2c  Y<c* Cmaindma+ disabledusb@11201000#mediatek,mt8183-mtu3mediatek,mtu3  . > P_n(QRUmmc@11240000mediatek,mt8183-mmc $ N< (Csourcehclksource_cgokayEdefaultstate_uhsSSTUVW4g *@S` V+qca-wifi@1 qcom,ath10kdsi-phy@11e50000mediatek,mt8183-mipi-tx<:g mipi_tx0_pllXcalibration-dataokay(]efuse@11f10000%mediatek,mt8183-efusemediatek,efuse+calib@180 (;calib@190 (Xt-phy@11f40000.mediatek,mt8183-tphymediatek,generic-tphy-v2+okayusb-phy@0<%Crefgrokay(Kusb-phy@700 <%Crefgokay(Lsyscon@13000000mediatek,mt8183-mfgcfgsyscongpu@13040000&mediatek,mt8183-maliarm,mali-bifrost@$ jobmmugpu<`Q@@@core0core1core2YZsyscon@14000000mediatek,mt8183-mmsyssyscon[[[(ovl@14008000mediatek,mt8183-disp-ovl Q@<\[ovl@14009000mediatek,mt8183-disp-ovl-2l Q@<\[ovl@1400a000mediatek,mt8183-disp-ovl-2l Q@<\[rdma@1400b000mediatek,mt8183-disp-rdma Q@<\ [rdma@1400c000mediatek,mt8183-disp-rdma Q@<\ [color@1400e0006mediatek,mt8183-disp-colormediatek,mt8173-disp-color Q@<[ccorr@1400f000mediatek,mt8183-disp-ccorr Q@<[aal@140100002mediatek,mt8183-disp-aalmediatek,mt8173-disp-aal Q@<[gamma@14011000mediatek,mt8183-disp-gamma Q@<[dither@14012000mediatek,mt8183-disp-dither  Q@<[ dsi@14014000mediatek,mt8183-dsi@ Q@ @< ]Cenginedigitalhs] 1dphyokay+portsportendpoint(^(3mutex@14016000mediatek,mt8183-disp-mutex` Q@ ;larb@14017000mediatek,mt8183-smi-larbpo<Q@Capbsmi(smi@14019000mediatek,mt8183-smi-common <Capbsmigals0gals1Q@(syscon@15020000mediatek,mt8183-imgsyssyscon(larb@15021000mediatek,mt8183-smi-larbo<   CapbsmigalsQ@ (#larb@1502f000mediatek,mt8183-smi-larbo<  CapbsmigalsQ@ ( syscon@16000000mediatek,mt8183-vdecsyssyscon(_larb@16010000mediatek,mt8183-smi-larbo<__CapbsmiQ@ (syscon@17000000mediatek,mt8183-vencsyssyscon(`larb@17010000mediatek,mt8183-smi-larbo<``CapbsmiQ@ ("syscon@19000000 mediatek,mt8183-ipu_connsyscon(syscon@19010000mediatek,mt8183-ipu_adlsysconsyscon@19180000!mediatek,mt8183-ipu_core0sysconsyscon@19280000!mediatek,mt8183-ipu_core1syscon(syscon@1a000000mediatek,mt8183-camsyssyscon(larb@1a001000mediatek,mt8183-smi-larbo< CapbsmigalsQ@($larb@1a002000mediatek,mt8183-smi-larb o<   CapbsmigalsQ@(!chosen Oserial0:115200n8backlight_lcd0pwm-backlight [a  `b  m  @okay(gmemory@40000000memory@oscillator1 fixed-clockclk32k(*regulator0regulator-fixed it6505_pp18w@w@  regulator1regulator-fixed lcd_pp33002Z2Z  regulator2regulator-fixed bl_pp5000LK@LK@  (bregulator3regulator-fixed mmc1_power2Z2Z(Uregulator4regulator-fixedmmc1_iow@w@(Vregulator5regulator-fixed pp1800_alw  w@w@regulator6regulator-fixed pp3300_alw  2Z2Zreserved-memory+scp_mem_regionshared-dma-poolP (codec0maxim,max98357a codec1 linux,bt-scowifi-pwrseqmmc-pwrseq-simpleEdefaultSc w(Wwifi-wakeup gpio-keysEdefaultSdwowlan Wake on WiFi q 8thermal-sensor1generic-adc-thermalu 9 sensor-channel x'%: $N a u0 @P`bp;$8^L_s~J(8H(>thermal-sensor2generic-adc-thermalu 9 sensor-channel x'%: $N a u0 @P`bp;$8^L_s~J(8H(?panel auo,b116xw03 `e 4f @gportendpoint(h(4pp1200-mipibrdgregulator-fixedpp1200_mipibrdgEdefaultSi   6(0pp1800-mipibrdgregulator-fixedpp1800_mipibrdgEdefaultSj   $(1pp3300-panelregulator-fixed pp3300_panel2Z2ZEdefaultSk   #(evddio-mipibrdgregulator-fixedvddio_mipibrdgEdefaultSl   %(2volume-buttons gpio-keysEdefaultSmvolume_down Volume Down r Jd volume_up Volume Up s Jd  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2i2c3i2c4i2c5i2c6i2c7i2c8i2c9i2c10i2c11ovl0ovl-2l0ovl-2l1rdma0rdma1serial0mmc0mmc1cpudevice_typeregenable-methodcapacity-dmips-mhzcpu-idle-statesdynamic-power-coefficient#cooling-cellsproc-supplyphandleentry-methodlocal-timer-stoparm,psci-suspend-paramentry-latency-usexit-latency-usmin-residency-usopp-sharedopp-hzopp-microvoltinterrupts#clock-cellsclock-frequencyclock-output-namesrangesstatus#interrupt-cellsinterrupt-controlleraffinity#reset-cellsreg-namesgpio-controller#gpio-cellsgpio-rangesgpio-line-namespinmuxoutput-lowinput-enablebias-pull-upmediatek,pull-up-advmediatek,drive-strength-advbias-disabledrive-strengthmediatek,pull-down-advoutput-highoutput-enable#power-domain-cellsclocksclock-namesmediatek,infracfgdomain-supplymediatek,smiAvdd-supplymediatek,dmic-moderegulator-nameregulator-min-microvoltregulator-max-microvoltregulator-ramp-delayregulator-enable-ramp-delayregulator-always-onregulator-allowed-modesmemory-regionpinctrl-namespinctrl-0mtk,rpmsg-namemediatek,larbs#iommu-cells#mbox-cells#io-channel-cellspinctrl-1interrupts-extendedenable-gpiosfirmware-nameclock-divreset-gpiospanel_flagsvdd10-supplyvdd18-supplyvdd33-supplyremote-endpointwakeup-sourcemediatek,pad-selectcs-gpiosspi-max-frequency#thermal-sensor-cellsresetsmediatek,auxadcmediatek,apmixedsysnvmem-cellsnvmem-cell-namespolling-delay-passivepolling-delaythermal-sensorssustainable-powertemperaturehysteresistripcooling-devicecontributionpower-domains#pwm-cellsgoogle,remote-bussbs,i2c-retry-countsbs,poll-retry-countgoogle,usb-port-idkeypad,num-rowskeypad,num-columnsgoogle,needs-ghost-filterlinux,keymapphysmediatek,syscon-wakeupdr_modevusb33-supplybus-widthcap-mmc-highspeedmmc-hs200-1_8vmmc-hs400-1_8vcap-mmc-hw-resetno-sdiono-sdhs400-ds-delayvmmc-supplyvqmmc-supplyassigned-clocksassigned-clock-parentsnon-removablemmc-pwrseqdrv-typecap-sd-highspeedsd-uhs-sdr50sd-uhs-sdr104keep-power-in-suspendenable-sdio-wakeupcap-sdio-irqno-mmc#phy-cellsmediatek,discthinterrupt-namespower-domain-namesoperating-points-v2mali-supplysram-supplymboxesmediatek,gce-client-regiommusmediatek,larbmediatek,rdma-fifo-sizemediatek,syscon-dsiphy-namesmediatek,gce-eventsstdout-pathpwmspower-supplybrightness-levelsnum-interpolated-stepsdefault-brightness-levelgpioenable-active-highregulator-boot-onno-mapsdmode-gpioslabellinux,codeio-channelsio-channel-namestemperature-lookup-tableddc-i2c-busbacklightdebounce-interval