8(-compulab,omap3-cm-t3530ti,omap34xxti,omap3&7CompuLab CM-T3530chosenaliases=/ocp/i2c@48070000B/ocp/i2c@48072000G/ocp/i2c@48060000L/ocp/serial@4806a000T/ocp/serial@4806c000\/ocp/serial@49020000memorydmemorypcpuscpu@0arm,cortex-a8dcpupt{cpu(HАg8 Odp` 'ppmuarm,cortex-a8-pmupTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocpti,omap3-l3-smxsimple-busph l3_mainl4@48000000ti,omap3-l4-coresimple-bus Hscm@2000ti,omap3-scmsimple-busp  pinmux@30 ti,omap3-padconfpinctrl-singlep08pinmux_uart3_pins/npCIpinmux_mmc1_pins0/CIpinmux_green_led_pins/CIpinmux_dss_dpi_pins_common/CIpinmux_dss_dpi_pins_cm_t35x0/CIpinmux_ads7846_pins/CIpinmux_mcspi1_pins /CIpinmux_i2c1_pins/CIpinmux_mcbsp2_pins / CIpinmux_smsc1_pins/jCIpinmux_hsusb0_pins`/rtvxz|~CIpinmux_twl4030_pins/ACIpinmux_mmc2_pinsP/(*,.02468:CIscm_conf@270sysconpp0CIclocksmcbsp5_mux_fckQti,composite-mux-clockt^phCImcbsp5_fckQti,composite-clocktmcbsp1_mux_fckQti,composite-mux-clockt^pC I mcbsp1_fckQti,composite-clockt mcbsp2_mux_fckQti,composite-mux-clockt ^pC I mcbsp2_fckQti,composite-clockt mcbsp3_mux_fckQti,composite-mux-clockt phCImcbsp3_fckQti,composite-clockt mcbsp4_mux_fckQti,composite-mux-clockt ^phCImcbsp4_fckQti,composite-clocktclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlep \pinmux_twl4030_vpins /CIaes@480c5000 ti,omap3-aesaespH PPkABptxrxprm@48306000 ti,omap3-prmpH0`@ clocksvirt_16_8m_ckQ fixed-clockzYCIosc_sys_ckQ ti,mux-clocktp @CIsys_ckQti,divider-clockt^ppCIsys_clkout1Qti,gate-clocktp p^dpll3_x2_ckQfixed-factor-clocktdpll3_m2x2_ckQfixed-factor-clocktCIdpll4_x2_ckQfixed-factor-clocktcorex2_fckQfixed-factor-clocktCIwkup_l4_ickQfixed-factor-clocktCMIMcorex2_d3_fckQfixed-factor-clocktCIcorex2_d5_fckQfixed-factor-clocktCIclockdomainscm@48004000 ti,omap3-cmpH@@clocksdummy_apb_pclkQ fixed-clockzomap_32k_fckQ fixed-clockzC?I?virt_12m_ckQ fixed-clockzCIvirt_13m_ckQ fixed-clockz]@CIvirt_19200000_ckQ fixed-clockz$CIvirt_26000000_ckQ fixed-clockzCIvirt_38_4m_ckQ fixed-clockzICIdpll4_ckQti,omap3-dpll-per-clocktp D 0CIdpll4_m2_ckQti,divider-clockt?p HCIdpll4_m2x2_mul_ckQfixed-factor-clocktC I dpll4_m2x2_ckQti,gate-clockt ^p C!I!omap_96m_alwon_fckQfixed-factor-clockt!C(I(dpll3_ckQti,omap3-dpll-core-clocktp @ 0CIdpll3_m3_ckQti,divider-clockt^p@C"I"dpll3_m3x2_mul_ckQfixed-factor-clockt"C#I#dpll3_m3x2_ckQti,gate-clockt#^ p C$I$emu_core_alwon_ckQfixed-factor-clockt$CaIasys_altclkQ fixed-clockzC-I-mcbsp_clksQ fixed-clockzCIdpll3_m2_ckQti,divider-clockt^p @CIcore_ckQfixed-factor-clocktC%I%dpll1_fckQti,divider-clockt%^p @C&I&dpll1_ckQti,omap3-dpll-clockt&p  $ @ 4CIdpll1_x2_ckQfixed-factor-clocktC'I'dpll1_x2m2_ckQti,divider-clockt'p DC;I;cm_96m_fckQfixed-factor-clockt(C)I)omap_96m_fckQ ti,mux-clockt)^p @CDIDdpll4_m3_ckQti,divider-clockt^ p@C*I*dpll4_m3x2_mul_ckQfixed-factor-clockt*C+I+dpll4_m3x2_ckQti,gate-clockt+^p C,I,omap_54m_fckQ ti,mux-clockt,-^p @C7I7cm_96m_d2_fckQfixed-factor-clockt)C.I.omap_48m_fckQ ti,mux-clockt.-^p @C/I/omap_12m_fckQfixed-factor-clockt/CFIFdpll4_m4_ckQti,divider-clockt p@C0I0dpll4_m4x2_mul_ckQti,fixed-factor-clockt0C1I1dpll4_m4x2_ckQti,gate-clockt1^p CIdpll4_m5_ckQti,divider-clockt?p@C2I2dpll4_m5x2_mul_ckQti,fixed-factor-clockt2C3I3dpll4_m5x2_ckQti,gate-clockt3^p CiIidpll4_m6_ckQti,divider-clockt^?p@C4I4dpll4_m6x2_mul_ckQfixed-factor-clockt4C5I5dpll4_m6x2_ckQti,gate-clockt5^p C6I6emu_per_alwon_ckQfixed-factor-clockt6CbIbclkout2_src_gate_ckQ ti,composite-no-wait-gate-clockt%^p pC8I8clkout2_src_mux_ckQti,composite-mux-clockt%)7p pC9I9clkout2_src_ckQti,composite-clockt89C:I:sys_clkout2Qti,divider-clockt:^@p pmpu_ckQfixed-factor-clockt;C<I<arm_fckQti,divider-clockt<p $emu_mpu_alwon_ckQfixed-factor-clockt<CcIcl3_ickQti,divider-clockt%p @C=I=l4_ickQti,divider-clockt=^p @C>I>rm_ickQti,divider-clockt>^p @gpt10_gate_fckQti,composite-gate-clockt^ p C@I@gpt10_mux_fckQti,composite-mux-clockt?^p @CAIAgpt10_fckQti,composite-clockt@Agpt11_gate_fckQti,composite-gate-clockt^ p CBIBgpt11_mux_fckQti,composite-mux-clockt?^p @CCICgpt11_fckQti,composite-clocktBCcore_96m_fckQfixed-factor-clocktDCImmchs2_fckQti,wait-gate-clocktp ^CImmchs1_fckQti,wait-gate-clocktp ^CIi2c3_fckQti,wait-gate-clocktp ^CIi2c2_fckQti,wait-gate-clocktp ^CIi2c1_fckQti,wait-gate-clocktp ^CImcbsp5_gate_fckQti,composite-gate-clockt^ p CImcbsp1_gate_fckQti,composite-gate-clockt^ p CIcore_48m_fckQfixed-factor-clockt/CEIEmcspi4_fckQti,wait-gate-clocktEp ^CImcspi3_fckQti,wait-gate-clocktEp ^CImcspi2_fckQti,wait-gate-clocktEp ^CImcspi1_fckQti,wait-gate-clocktEp ^CIuart2_fckQti,wait-gate-clocktEp ^CIuart1_fckQti,wait-gate-clocktEp ^ CIcore_12m_fckQfixed-factor-clocktFCGIGhdq_fckQti,wait-gate-clocktGp ^CIcore_l3_ickQfixed-factor-clockt=CHIHsdrc_ickQti,wait-gate-clocktHp ^CIgpmc_fckQfixed-factor-clocktHcore_l4_ickQfixed-factor-clockt>CIIImmchs2_ickQti,omap3-interface-clocktIp ^CImmchs1_ickQti,omap3-interface-clocktIp ^CIhdq_ickQti,omap3-interface-clocktIp ^CImcspi4_ickQti,omap3-interface-clocktIp ^CImcspi3_ickQti,omap3-interface-clocktIp ^CImcspi2_ickQti,omap3-interface-clocktIp ^CImcspi1_ickQti,omap3-interface-clocktIp ^CIi2c3_ickQti,omap3-interface-clocktIp ^CIi2c2_ickQti,omap3-interface-clocktIp ^CIi2c1_ickQti,omap3-interface-clocktIp ^CIuart2_ickQti,omap3-interface-clocktIp ^CIuart1_ickQti,omap3-interface-clocktIp ^ CIgpt11_ickQti,omap3-interface-clocktIp ^ CIgpt10_ickQti,omap3-interface-clocktIp ^ CImcbsp5_ickQti,omap3-interface-clocktIp ^ CImcbsp1_ickQti,omap3-interface-clocktIp ^ CIomapctrl_ickQti,omap3-interface-clocktIp ^CIdss_tv_fckQti,gate-clockt7p^CIdss_96m_fckQti,gate-clocktDp^CIdss2_alwon_fckQti,gate-clocktp^CIdummy_ckQ fixed-clockzgpt1_gate_fckQti,composite-gate-clockt^p CJIJgpt1_mux_fckQti,composite-mux-clockt?p @CKIKgpt1_fckQti,composite-clocktJKaes2_ickQti,omap3-interface-clocktI^p CIwkup_32k_fckQfixed-factor-clockt?CLILgpio1_dbckQti,gate-clocktLp ^CIsha12_ickQti,omap3-interface-clocktIp ^CIwdt2_fckQti,wait-gate-clocktLp ^CIwdt2_ickQti,omap3-interface-clocktMp ^CIwdt1_ickQti,omap3-interface-clocktMp ^CIgpio1_ickQti,omap3-interface-clocktMp ^CIomap_32ksync_ickQti,omap3-interface-clocktMp ^CIgpt12_ickQti,omap3-interface-clocktMp ^CIgpt1_ickQti,omap3-interface-clocktMp ^CIper_96m_fckQfixed-factor-clockt(C I per_48m_fckQfixed-factor-clockt/CNINuart3_fckQti,wait-gate-clocktNp^ CIgpt2_gate_fckQti,composite-gate-clockt^pCOIOgpt2_mux_fckQti,composite-mux-clockt?p@CPIPgpt2_fckQti,composite-clocktOPgpt3_gate_fckQti,composite-gate-clockt^pCQIQgpt3_mux_fckQti,composite-mux-clockt?^p@CRIRgpt3_fckQti,composite-clocktQRgpt4_gate_fckQti,composite-gate-clockt^pCSISgpt4_mux_fckQti,composite-mux-clockt?^p@CTITgpt4_fckQti,composite-clocktSTgpt5_gate_fckQti,composite-gate-clockt^pCUIUgpt5_mux_fckQti,composite-mux-clockt?^p@CVIVgpt5_fckQti,composite-clocktUVgpt6_gate_fckQti,composite-gate-clockt^pCWIWgpt6_mux_fckQti,composite-mux-clockt?^p@CXIXgpt6_fckQti,composite-clocktWXgpt7_gate_fckQti,composite-gate-clockt^pCYIYgpt7_mux_fckQti,composite-mux-clockt?^p@CZIZgpt7_fckQti,composite-clocktYZgpt8_gate_fckQti,composite-gate-clockt^ pC[I[gpt8_mux_fckQti,composite-mux-clockt?^p@C\I\gpt8_fckQti,composite-clockt[\gpt9_gate_fckQti,composite-gate-clockt^ pC]I]gpt9_mux_fckQti,composite-mux-clockt?^p@C^I^gpt9_fckQti,composite-clockt]^per_32k_alwon_fckQfixed-factor-clockt?C_I_gpio6_dbckQti,gate-clockt_p^CIgpio5_dbckQti,gate-clockt_p^CIgpio4_dbckQti,gate-clockt_p^CIgpio3_dbckQti,gate-clockt_p^CIgpio2_dbckQti,gate-clockt_p^ CIwdt3_fckQti,wait-gate-clockt_p^ CIper_l4_ickQfixed-factor-clockt>C`I`gpio6_ickQti,omap3-interface-clockt`p^CIgpio5_ickQti,omap3-interface-clockt`p^CIgpio4_ickQti,omap3-interface-clockt`p^CIgpio3_ickQti,omap3-interface-clockt`p^CIgpio2_ickQti,omap3-interface-clockt`p^ CIwdt3_ickQti,omap3-interface-clockt`p^ CIuart3_ickQti,omap3-interface-clockt`p^ CIuart4_ickQti,omap3-interface-clockt`p^CIgpt9_ickQti,omap3-interface-clockt`p^ CIgpt8_ickQti,omap3-interface-clockt`p^ CIgpt7_ickQti,omap3-interface-clockt`p^CIgpt6_ickQti,omap3-interface-clockt`p^CIgpt5_ickQti,omap3-interface-clockt`p^CIgpt4_ickQti,omap3-interface-clockt`p^CIgpt3_ickQti,omap3-interface-clockt`p^CIgpt2_ickQti,omap3-interface-clockt`p^CImcbsp2_ickQti,omap3-interface-clockt`p^CImcbsp3_ickQti,omap3-interface-clockt`p^CImcbsp4_ickQti,omap3-interface-clockt`p^CImcbsp2_gate_fckQti,composite-gate-clockt^pC I mcbsp3_gate_fckQti,composite-gate-clockt^pC I mcbsp4_gate_fckQti,composite-gate-clockt^pCIemu_src_mux_ckQ ti,mux-clocktabcp@CdIdemu_src_ckQti,clkdm-gate-clocktdCeIepclk_fckQti,divider-clockte^p@pclkx2_fckQti,divider-clockte^p@atclk_fckQti,divider-clockte^p@traceclk_src_fckQ ti,mux-clocktabc^p@CfIftraceclk_fckQti,divider-clocktf^ p@secure_32k_fckQ fixed-clockzCgIggpt12_fckQfixed-factor-clocktgwdt1_fckQfixed-factor-clocktgsecurity_l4_ick2Qfixed-factor-clockt>ChIhaes1_ickQti,omap3-interface-clockth^p rng_ickQti,omap3-interface-clockthp ^sha11_ickQti,omap3-interface-clockthp ^des1_ickQti,omap3-interface-clockthp ^cam_mclkQti,gate-clockti^pcam_ickQ!ti,omap3-no-wait-interface-clockt>p^CIcsi2_96m_fckQti,gate-clocktp^CIsecurity_l3_ickQfixed-factor-clockt=CjIjpka_ickQti,omap3-interface-clocktjp ^icr_ickQti,omap3-interface-clocktIp ^des2_ickQti,omap3-interface-clocktIp ^mspro_ickQti,omap3-interface-clocktIp ^mailboxes_ickQti,omap3-interface-clocktIp ^ssi_l4_ickQfixed-factor-clockt>CqIqsr1_fckQti,wait-gate-clocktp ^sr2_fckQti,wait-gate-clocktp ^sr_l4_ickQfixed-factor-clockt>dpll2_fckQti,divider-clockt%^p@CkIkdpll2_ckQti,omap3-dpll-clocktkp$@4-5ClIldpll2_m2_ckQti,divider-clocktlpDCmImiva2_ckQti,wait-gate-clocktmp^CImodem_fckQti,omap3-interface-clocktp ^CIsad2d_ickQti,omap3-interface-clockt=p ^CImad2d_ickQti,omap3-interface-clockt=p ^CImspro_fckQti,wait-gate-clocktp ^ssi_ssr_gate_fck_3430es2Q ti,composite-no-wait-gate-clockt^p CnInssi_ssr_div_fck_3430es2Qti,composite-divider-clockt^p @$ICoIossi_ssr_fck_3430es2Qti,composite-clocktnoCpIpssi_sst_fck_3430es2Qfixed-factor-clocktpCIhsotgusb_ick_3430es2Q"ti,omap3-hsotgusb-interface-clocktHp ^CIssi_ick_3430es2Qti,omap3-ssi-interface-clocktqp ^CIusim_gate_fckQti,composite-gate-clocktD^ p C|I|sys_d2_ckQfixed-factor-clocktCsIsomap_96m_d2_fckQfixed-factor-clocktDCtItomap_96m_d4_fckQfixed-factor-clocktDCuIuomap_96m_d8_fckQfixed-factor-clocktDCvIvomap_96m_d10_fckQfixed-factor-clocktD CwIwdpll5_m2_d4_ckQfixed-factor-clocktrCxIxdpll5_m2_d8_ckQfixed-factor-clocktrCyIydpll5_m2_d16_ckQfixed-factor-clocktrCzIzdpll5_m2_d20_ckQfixed-factor-clocktrC{I{usim_mux_fckQti,composite-mux-clock(tstuvwxyz{^p @C}I}usim_fckQti,composite-clockt|}usim_ickQti,omap3-interface-clocktMp ^ CIdpll5_ckQti,omap3-dpll-clocktp  $ L 4-C~I~dpll5_m2_ckQti,divider-clockt~p PCrIrsgx_gate_fckQti,composite-gate-clockt%^p CIcore_d3_ckQfixed-factor-clockt%CIcore_d4_ckQfixed-factor-clockt%CIcore_d6_ckQfixed-factor-clockt%CIomap_192m_alwon_fckQfixed-factor-clockt!CIcore_d2_ckQfixed-factor-clockt%CIsgx_mux_fckQti,composite-mux-clock t)p @CIsgx_fckQti,composite-clocktsgx_ickQti,wait-gate-clockt=p ^CIcpefuse_fckQti,gate-clocktp ^CIts_fckQti,gate-clockt?p ^CIusbtll_fckQti,wait-gate-clocktrp ^CIusbtll_ickQti,omap3-interface-clocktIp ^CImmchs3_ickQti,omap3-interface-clocktIp ^CImmchs3_fckQti,wait-gate-clocktp ^CIdss1_alwon_fck_3430es2Qti,dss-gate-clockt^pCIdss_ick_3430es2Qti,omap3-dss-interface-clockt>p^CIusbhost_120m_fckQti,gate-clocktrp^CIusbhost_48m_fckQti,dss-gate-clockt/p^CIusbhost_ickQti,omap3-dss-interface-clockt>p^CIclockdomainscore_l3_clkdmti,clockdomaintdpll3_clkdmti,clockdomaintdpll1_clkdmti,clockdomaintper_clkdmti,clockdomainhtemu_clkdmti,clockdomaintedpll4_clkdmti,clockdomaintwkup_clkdmti,clockdomain$tdss_clkdmti,clockdomaintcore_l4_clkdmti,clockdomaintcam_clkdmti,clockdomaintiva2_clkdmti,clockdomaintdpll2_clkdmti,clockdomaintld2d_clkdmti,clockdomain tdpll5_clkdmti,clockdomaint~sgx_clkdmti,clockdomaintusbhost_clkdmti,clockdomain tcounter@48320000ti,omap-counter32kpH2  counter_32kinterrupt-controller@48200000ti,omap3-intcpH CIdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmapH` U` m`CIpbias_regulatorti,pbias-omappzpbias_mmc_omap2430pbias_mmc_omap2430w@-CIgpio@48310000ti,omap3-gpiopH1gpio1gpio@49050000ti,omap3-gpiopIgpio2CIgpio@49052000ti,omap3-gpiopI gpio3gpio@49054000ti,omap3-gpiopI@ gpio4gpio@49056000ti,omap3-gpiopI`!gpio5gpio@49058000ti,omap3-gpiopI"gpio6CIserial@4806a000ti,omap3-uartpH Hk12ptxrxuart1zlserial@4806c000ti,omap3-uartpHIk34ptxrxuart2zlserial@49020000ti,omap3-uartpIJk56ptxrxuart3zldefaulti2c@48070000 ti,omap3-i2cpH8kptxrxi2c1defaultzat24@50 at24,24c02pPtwl@48pH& ti,twl4030defaultaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci #watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' CIregulator-vdacti,twl4030-vdacw@w@CIregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0CIregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5CIregulator-vusb1v8ti,twl4030-vusb1v8CIregulator-vusb3v1ti,twl4030-vusb3v1CIregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpio1=CItwl4030-usbti,twl4030-usb HVdr{CIpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad$0iglj. madcti,twl4030-madci2c@48072000 ti,omap3-i2cpH 9kptxrxi2c2i2c@48060000 ti,omap3-i2cpH=kptxrxi2c3zmailbox@48094000ti,omap3-mailboxmailboxpH @dsp  spi@48098000ti,omap2-mcspipH Amcspi1@k#$%&'()* ptx0rx0tx1rx1tx2rx2tx3rx3defaultads7846@0default ti,ads7846'p2`& DQZclu spi@4809a000ti,omap2-mcspipH Bmcspi2 k+,-.ptx0rx0tx1rx1spi@480b8000ti,omap2-mcspipH [mcspi3 kptx0rx0tx1rx1spi@480ba000ti,omap2-mcspipH 0mcspi4kFGptx0rx01w@480b2000 ti,omap3-1wpH :hdq1wmmc@4809c000ti,omap3-hsmmcpH Smmc1k=>ptxrxdefaultmmc@480b4000ti,omap3-hsmmcpH @Vmmc2k/0ptxrxdefaultmmc@480ad000ti,omap3-hsmmcpH ^mmc3kMNptxrx #disabledmmu@480bd400*ti,omap2-iommupH mmu_isp7CImmu@5d000000*ti,omap2-iommup]mmu_iva #disabledwdt@48314000 ti,omap3-wdtpH1@ wd_timer2mcbsp@48074000ti,omap3-mcbsppH@Gmpu ;< Qcommontxrxamcbsp1k ptxrx #disabledmcbsp@49022000ti,omap3-mcbsppI I Gmpusidetone>?Qcommontxrxsidetoneamcbsp2mcbsp2_sidetonek!"ptxrx#okdefaultCImcbsp@49024000ti,omap3-mcbsppI@I GmpusidetoneYZQcommontxrxsidetoneamcbsp3mcbsp3_sidetonekptxrx #disabledmcbsp@49026000ti,omap3-mcbsppI`Gmpu 67 Qcommontxrxamcbsp4kptxrx #disabledmcbsp@48096000ti,omap3-mcbsppH `Gmpu QR Qcommontxrxamcbsp5kptxrx #disabledsham@480c3000ti,omap3-shamshampH 0d1kEprxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corepH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivapH timer@48318000ti,omap3430-timerpH1%timer1ptimer@49032000ti,omap3430-timerpI &timer2timer@49034000ti,omap3430-timerpI@'timer3timer@49036000ti,omap3430-timerpI`(timer4timer@49038000ti,omap3430-timerpI)timer5timer@4903a000ti,omap3430-timerpI*timer6timer@4903c000ti,omap3430-timerpI+timer7timer@4903e000ti,omap3430-timerpI,timer8timer@49040000ti,omap3430-timerpI-timer9timer@48086000ti,omap3430-timerpH`.timer10timer@48088000ti,omap3430-timerpH/timer11timer@48304000ti,omap3430-timerpH0@_timer12pusbhstll@48062000 ti,usbhs-tllpH N usb_tll_hsusbhshost@48064000ti,usbhs-hostpH@ usb_host_hs ehci-phy ehci-phyohci@48064400ti,ohci-omap3pHD&Lehci@48064800 ti,ehci-omappHH&Mgpmc@6e000000ti,omap3430-gpmcgpmcpn ,nand@0,0 psw!x3xETxgxzZZH<xx+Zpartition@0Cxloaderppartition@0x80000Cubootppartition@0x260000Cuboot environmentp&partition@0x2a0000Clinuxp*@partition@0x6a0000Crootfspjethernet@gpmcsmsc,lan9221smsc,lan9115ITn!3ETg(-z-xKK+default& pusb_otg_hs@480ab000ti,omap3-musbpH \]Qmcdma usb_otg_hs" default+: Busb2-phyvL2dss@48050000 ti,omap3-dsspH#ok dss_coret{fckdefaultdispc@48050400ti,omap3-dispcpH dss_dispct{fckencoder@4804fc00 ti,omap3-dsipHH@H Gprotophypll #disabled dss_dsi1t {fcksys_clkencoder@48050800ti,omap3-rfbipH #disabled dss_rfbit{fckickencoder@48050c00ti,omap3-vencpH #ok dss_venct{fckRportendpoint^nCIssi-controller@48058000 ti,omap3-ssissi#okpHHGsysgddGQgdd_mpu tp {ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portpHHGtxrx&CDssi-port@4805b000ti,omap3-ssi-portpHHGtxrx&EFpinmux@480025d8 ti,omap3-padconfpinctrl-singlepH%$isp@480bc000 ti,omap3-isppH H |zzQportsleds gpio-ledsdefaultledb Ccm-t3x:green  heartbeathsusb1_power_regregulator-fixed hsusb1_vbus2Z2ZpCIhsusb2_power_regregulator-fixed hsusb2_vbus2Z2ZpCIhsusb1_phyusb-nop-xceiv' CIhsusb2_phyusb-nop-xceiv' CIads7846-regregulator-fixed ads7846-reg2Z2ZCIconnector@1svideo-connectorCtvportendpoint^CIsoundti,omap-twl4030cm-t35regulator-vddvarioregulator-fixed vddvarioCIregulator-vdd33aregulator-fixedvdd33aCIregulator-mmc2-sdio-resetregulator-fixedregulator-mmc2-sdio-reset2Z2Z LCI #address-cells#size-cellscompatibleinterrupt-parentmodeli2c0i2c1i2c2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-single,pinslinux,phandle#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requestssysconregulator-nameregulator-min-microvoltregulator-max-microvoltti,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedpinctrl-namespinctrl-0pagesizebci3v1-supplyti,use-ledsti,pullupsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csvcc-supplyspi-max-frequencypendown-gpioti,x-minti,x-maxti,y-minti,y-maxti,x-plate-ohmsti,pressure-maxti,debounce-maxti,debounce-tolti,debounce-replinux,wakeupti,dual-voltpbias-supplybus-widthvmmc-supplynon-removablecap-power-off-cardstatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport1-modeport2-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,page-burst-access-nsgpmc,access-nsgpmc,cycle2cycle-delay-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,wr-access-nsgpmc,wr-data-mux-bus-nslabelbank-widthgpmc,cycle2cycle-samecsengpmc,cycle2cycle-diffcsengpmc,bus-turnaround-nsgpmc,wait-monitoring-nsgpmc,clk-activation-nsvddvario-supplyvdd33a-supplyreg-io-widthsmsc,save-mac-addressmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsiommusti,phy-typegpioslinux,default-triggerstartup-delay-usreset-gpiosti,modelti,mcbspregulator-always-onenable-active-high