8(%lg,omap3-sniperti,omap36xxti,omap3 +7LG Optimus Blackchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000d/ocp@68000000/serial@49042000cpus+cpu@0arm,cortex-a8lcpux|cpus 'O 57pmu@54000000arm,cortex-a8-pmuxTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busxh +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-busx + pinmux@30 ti,omap3-padconfpinctrl-singlex08+ )FdefaultTZpinmux_uart3_pinsbnpTZpinmux_dp3t_sel_pinsbfhTZpinmux_i2c1_pinsbTZpinmux_i2c2_pinsbTZpinmux_i2c3_pinsbTZpinmux_lp8720_en_pinbPTZpinmux_mmc1_pins0bTZpinmux_mmc2_pinsPb(*,.02468:TZpinmux_usb_otg_hs_pins`brtvxz|~TZpinmux_twl4030_pinsbATZscm_conf@270sysconsimple-busxp0+ p0TZpbias_regulator@2b0ti,pbias-omap3ti,pbias-omapxvpbias_mmc_omap2430}pbias_mmc_omap2430w@-TZclocks+mcbsp5_mux_fck@68ti,composite-mux-clock|xhTZmcbsp5_fckti,composite-clock|TZmcbsp1_mux_fck@4ti,composite-mux-clock|xT Z mcbsp1_fckti,composite-clock| TZmcbsp2_mux_fck@4ti,composite-mux-clock| xT Z mcbsp2_fckti,composite-clock| TZmcbsp3_mux_fck@68ti,composite-mux-clock| xhTZmcbsp3_fckti,composite-clock|TZmcbsp4_mux_fck@68ti,composite-mux-clock| xhTZmcbsp4_fckti,composite-clock|TZclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlex \+ )Fdefaultpinmux_mmc1_cd_pinbTZpinmux_twl4030_vpins bTZaes@480c5000 ti,omap3-aesaesxH PPABtxrxprm@48306000 ti,omap3-prmxH0`@ clocks+virt_16_8m_ck fixed-clockYTZosc_sys_ck@d40 ti,mux-clock|x @TZsys_ck@1270ti,divider-clock|xpTZsys_clkout1@d70ti,gate-clock|x pdpll3_x2_ckfixed-factor-clock|"dpll3_m2x2_ckfixed-factor-clock|"TZdpll4_x2_ckfixed-factor-clock|"corex2_fckfixed-factor-clock|"TZwkup_l4_ickfixed-factor-clock|"TNZNcorex2_d3_fckfixed-factor-clock|"TZcorex2_d5_fckfixed-factor-clock|"TZclockdomainscm@48004000 ti,omap3-cmxH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockT@Z@virt_12m_ck fixed-clockTZvirt_13m_ck fixed-clock]@TZvirt_19200000_ck fixed-clock$TZvirt_26000000_ck fixed-clockTZvirt_38_4m_ck fixed-clockITZdpll4_ck@d00ti,omap3-dpll-per-j-type-clock|x D 0TZdpll4_m2_ck@d48ti,divider-clock|?x HT Z dpll4_m2x2_mul_ckfixed-factor-clock| "T!Z!dpll4_m2x2_ck@d00ti,hsdiv-gate-clock|!x ,T"Z"omap_96m_alwon_fckfixed-factor-clock|""T)Z)dpll3_ck@d00ti,omap3-dpll-core-clock|x @ 0TZdpll3_m3_ck@1140ti,divider-clock|x@T#Z#dpll3_m3x2_mul_ckfixed-factor-clock|#"T$Z$dpll3_m3x2_ck@d00ti,hsdiv-gate-clock|$ x ,T%Z%emu_core_alwon_ckfixed-factor-clock|%"TbZbsys_altclk fixed-clockT.Z.mcbsp_clks fixed-clockTZdpll3_m2_ck@d40ti,divider-clock|x @TZcore_ckfixed-factor-clock|"T&Z&dpll1_fck@940ti,divider-clock|&x @T'Z'dpll1_ck@904ti,omap3-dpll-clock|'x  $ @ 4TZdpll1_x2_ckfixed-factor-clock|"T(Z(dpll1_x2m2_ck@944ti,divider-clock|(x DT<Z<cm_96m_fckfixed-factor-clock|)"T*Z*omap_96m_fck@d40 ti,mux-clock|*x @TEZEdpll4_m3_ck@e40ti,divider-clock| x@T+Z+dpll4_m3x2_mul_ckfixed-factor-clock|+"T,Z,dpll4_m3x2_ck@d00ti,hsdiv-gate-clock|,x ,T-Z-omap_54m_fck@d40 ti,mux-clock|-.x @T8Z8cm_96m_d2_fckfixed-factor-clock|*"T/Z/omap_48m_fck@d40 ti,mux-clock|/.x @T0Z0omap_12m_fckfixed-factor-clock|0"TGZGdpll4_m4_ck@e40ti,divider-clock| x@T1Z1dpll4_m4x2_mul_ckti,fixed-factor-clock|1BP]T2Z2dpll4_m4x2_ck@d00ti,gate-clock|2x ,]TZdpll4_m5_ck@f40ti,divider-clock|?x@T3Z3dpll4_m5x2_mul_ckti,fixed-factor-clock|3BP]T4Z4dpll4_m5x2_ck@d00ti,hsdiv-gate-clock|4x ,]TjZjdpll4_m6_ck@1140ti,divider-clock|?x@T5Z5dpll4_m6x2_mul_ckfixed-factor-clock|5"T6Z6dpll4_m6x2_ck@d00ti,hsdiv-gate-clock|6x ,T7Z7emu_per_alwon_ckfixed-factor-clock|7"TcZcclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock|&x pT9Z9clkout2_src_mux_ck@d70ti,composite-mux-clock|&*8x pT:Z:clkout2_src_ckti,composite-clock|9:T;Z;sys_clkout2@d70ti,divider-clock|;@x ppmpu_ckfixed-factor-clock|<"T=Z=arm_fck@924ti,divider-clock|=x $emu_mpu_alwon_ckfixed-factor-clock|="TdZdl3_ick@a40ti,divider-clock|&x @T>Z>l4_ick@a40ti,divider-clock|>x @T?Z?rm_ick@c40ti,divider-clock|?x @gpt10_gate_fck@a00ti,composite-gate-clock| x TAZAgpt10_mux_fck@a40ti,composite-mux-clock|@x @TBZBgpt10_fckti,composite-clock|ABgpt11_gate_fck@a00ti,composite-gate-clock| x TCZCgpt11_mux_fck@a40ti,composite-mux-clock|@x @TDZDgpt11_fckti,composite-clock|CDcore_96m_fckfixed-factor-clock|E"TZmmchs2_fck@a00ti,wait-gate-clock|x TZmmchs1_fck@a00ti,wait-gate-clock|x TZi2c3_fck@a00ti,wait-gate-clock|x TZi2c2_fck@a00ti,wait-gate-clock|x TZi2c1_fck@a00ti,wait-gate-clock|x TZmcbsp5_gate_fck@a00ti,composite-gate-clock| x TZmcbsp1_gate_fck@a00ti,composite-gate-clock| x T Z core_48m_fckfixed-factor-clock|0"TFZFmcspi4_fck@a00ti,wait-gate-clock|Fx TZmcspi3_fck@a00ti,wait-gate-clock|Fx TZmcspi2_fck@a00ti,wait-gate-clock|Fx TZmcspi1_fck@a00ti,wait-gate-clock|Fx TZuart2_fck@a00ti,wait-gate-clock|Fx TZuart1_fck@a00ti,wait-gate-clock|Fx  TZcore_12m_fckfixed-factor-clock|G"THZHhdq_fck@a00ti,wait-gate-clock|Hx TZcore_l3_ickfixed-factor-clock|>"TIZIsdrc_ick@a10ti,wait-gate-clock|Ix TZgpmc_fckfixed-factor-clock|I"core_l4_ickfixed-factor-clock|?"TJZJmmchs2_ick@a10ti,omap3-interface-clock|Jx TZmmchs1_ick@a10ti,omap3-interface-clock|Jx TZhdq_ick@a10ti,omap3-interface-clock|Jx TZmcspi4_ick@a10ti,omap3-interface-clock|Jx TZmcspi3_ick@a10ti,omap3-interface-clock|Jx TZmcspi2_ick@a10ti,omap3-interface-clock|Jx TZmcspi1_ick@a10ti,omap3-interface-clock|Jx TZi2c3_ick@a10ti,omap3-interface-clock|Jx TZi2c2_ick@a10ti,omap3-interface-clock|Jx TZi2c1_ick@a10ti,omap3-interface-clock|Jx TZuart2_ick@a10ti,omap3-interface-clock|Jx TZuart1_ick@a10ti,omap3-interface-clock|Jx  TZgpt11_ick@a10ti,omap3-interface-clock|Jx  TZgpt10_ick@a10ti,omap3-interface-clock|Jx  TZmcbsp5_ick@a10ti,omap3-interface-clock|Jx  TZmcbsp1_ick@a10ti,omap3-interface-clock|Jx  TZomapctrl_ick@a10ti,omap3-interface-clock|Jx TZdss_tv_fck@e00ti,gate-clock|8xTZdss_96m_fck@e00ti,gate-clock|ExTZdss2_alwon_fck@e00ti,gate-clock|xTZdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock|x TKZKgpt1_mux_fck@c40ti,composite-mux-clock|@x @TLZLgpt1_fckti,composite-clock|KLaes2_ick@a10ti,omap3-interface-clock|Jx TZwkup_32k_fckfixed-factor-clock|@"TMZMgpio1_dbck@c00ti,gate-clock|Mx TZsha12_ick@a10ti,omap3-interface-clock|Jx TZwdt2_fck@c00ti,wait-gate-clock|Mx TZwdt2_ick@c10ti,omap3-interface-clock|Nx TZwdt1_ick@c10ti,omap3-interface-clock|Nx TZgpio1_ick@c10ti,omap3-interface-clock|Nx TZomap_32ksync_ick@c10ti,omap3-interface-clock|Nx TZgpt12_ick@c10ti,omap3-interface-clock|Nx TZgpt1_ick@c10ti,omap3-interface-clock|Nx TZper_96m_fckfixed-factor-clock|)"T Z per_48m_fckfixed-factor-clock|0"TOZOuart3_fck@1000ti,wait-gate-clock|Ox TZgpt2_gate_fck@1000ti,composite-gate-clock|xTPZPgpt2_mux_fck@1040ti,composite-mux-clock|@x@TQZQgpt2_fckti,composite-clock|PQgpt3_gate_fck@1000ti,composite-gate-clock|xTRZRgpt3_mux_fck@1040ti,composite-mux-clock|@x@TSZSgpt3_fckti,composite-clock|RSgpt4_gate_fck@1000ti,composite-gate-clock|xTTZTgpt4_mux_fck@1040ti,composite-mux-clock|@x@TUZUgpt4_fckti,composite-clock|TUgpt5_gate_fck@1000ti,composite-gate-clock|xTVZVgpt5_mux_fck@1040ti,composite-mux-clock|@x@TWZWgpt5_fckti,composite-clock|VWgpt6_gate_fck@1000ti,composite-gate-clock|xTXZXgpt6_mux_fck@1040ti,composite-mux-clock|@x@TYZYgpt6_fckti,composite-clock|XYgpt7_gate_fck@1000ti,composite-gate-clock|xTZZZgpt7_mux_fck@1040ti,composite-mux-clock|@x@T[Z[gpt7_fckti,composite-clock|Z[gpt8_gate_fck@1000ti,composite-gate-clock| xT\Z\gpt8_mux_fck@1040ti,composite-mux-clock|@x@T]Z]gpt8_fckti,composite-clock|\]gpt9_gate_fck@1000ti,composite-gate-clock| xT^Z^gpt9_mux_fck@1040ti,composite-mux-clock|@x@T_Z_gpt9_fckti,composite-clock|^_per_32k_alwon_fckfixed-factor-clock|@"T`Z`gpio6_dbck@1000ti,gate-clock|`xTZgpio5_dbck@1000ti,gate-clock|`xTZgpio4_dbck@1000ti,gate-clock|`xTZgpio3_dbck@1000ti,gate-clock|`xTZgpio2_dbck@1000ti,gate-clock|`x TZwdt3_fck@1000ti,wait-gate-clock|`x TZper_l4_ickfixed-factor-clock|?"TaZagpio6_ick@1010ti,omap3-interface-clock|axTZgpio5_ick@1010ti,omap3-interface-clock|axTZgpio4_ick@1010ti,omap3-interface-clock|axTZgpio3_ick@1010ti,omap3-interface-clock|axTZgpio2_ick@1010ti,omap3-interface-clock|ax TZwdt3_ick@1010ti,omap3-interface-clock|ax TZuart3_ick@1010ti,omap3-interface-clock|ax TZuart4_ick@1010ti,omap3-interface-clock|axTZgpt9_ick@1010ti,omap3-interface-clock|ax TZgpt8_ick@1010ti,omap3-interface-clock|ax TZgpt7_ick@1010ti,omap3-interface-clock|axTZgpt6_ick@1010ti,omap3-interface-clock|axTZgpt5_ick@1010ti,omap3-interface-clock|axTZgpt4_ick@1010ti,omap3-interface-clock|axTZgpt3_ick@1010ti,omap3-interface-clock|axTZgpt2_ick@1010ti,omap3-interface-clock|axTZmcbsp2_ick@1010ti,omap3-interface-clock|axTZmcbsp3_ick@1010ti,omap3-interface-clock|axTZmcbsp4_ick@1010ti,omap3-interface-clock|axTZmcbsp2_gate_fck@1000ti,composite-gate-clock|xT Z mcbsp3_gate_fck@1000ti,composite-gate-clock|xTZmcbsp4_gate_fck@1000ti,composite-gate-clock|xTZemu_src_mux_ck@1140 ti,mux-clock|bcdx@TeZeemu_src_ckti,clkdm-gate-clock|eTfZfpclk_fck@1140ti,divider-clock|fx@pclkx2_fck@1140ti,divider-clock|fx@atclk_fck@1140ti,divider-clock|fx@traceclk_src_fck@1140 ti,mux-clock|bcdx@TgZgtraceclk_fck@1140ti,divider-clock|g x@secure_32k_fck fixed-clockThZhgpt12_fckfixed-factor-clock|h"wdt1_fckfixed-factor-clock|h"security_l4_ick2fixed-factor-clock|?"TiZiaes1_ick@a14ti,omap3-interface-clock|ix rng_ick@a14ti,omap3-interface-clock|ix sha11_ick@a14ti,omap3-interface-clock|ix des1_ick@a14ti,omap3-interface-clock|ix cam_mclk@f00ti,gate-clock|jx]cam_ick@f10!ti,omap3-no-wait-interface-clock|?xTZcsi2_96m_fck@f00ti,gate-clock|xTZsecurity_l3_ickfixed-factor-clock|>"TkZkpka_ick@a14ti,omap3-interface-clock|kx icr_ick@a10ti,omap3-interface-clock|Jx des2_ick@a10ti,omap3-interface-clock|Jx mspro_ick@a10ti,omap3-interface-clock|Jx mailboxes_ick@a10ti,omap3-interface-clock|Jx ssi_l4_ickfixed-factor-clock|?"TrZrsr1_fck@c00ti,wait-gate-clock|x sr2_fck@c00ti,wait-gate-clock|x sr_l4_ickfixed-factor-clock|?"dpll2_fck@40ti,divider-clock|&x@TlZldpll2_ck@4ti,omap3-dpll-clock|lx$@4TmZmdpll2_m2_ck@44ti,divider-clock|mxDTnZniva2_ck@0ti,wait-gate-clock|nxTZmodem_fck@a00ti,omap3-interface-clock|x TZsad2d_ick@a10ti,omap3-interface-clock|>x TZmad2d_ick@a18ti,omap3-interface-clock|>x TZmspro_fck@a00ti,wait-gate-clock|x ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock|x ToZossi_ssr_div_fck_3430es2@a40ti,composite-divider-clock|x @$TpZpssi_ssr_fck_3430es2ti,composite-clock|opTqZqssi_sst_fck_3430es2fixed-factor-clock|q"TZhsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clock|Ix TZssi_ick_3430es2@a10ti,omap3-ssi-interface-clock|rx TZusim_gate_fck@c00ti,composite-gate-clock|E x T}Z}sys_d2_ckfixed-factor-clock|"TtZtomap_96m_d2_fckfixed-factor-clock|E"TuZuomap_96m_d4_fckfixed-factor-clock|E"TvZvomap_96m_d8_fckfixed-factor-clock|E"TwZwomap_96m_d10_fckfixed-factor-clock|E" TxZxdpll5_m2_d4_ckfixed-factor-clock|s"TyZydpll5_m2_d8_ckfixed-factor-clock|s"TzZzdpll5_m2_d16_ckfixed-factor-clock|s"T{Z{dpll5_m2_d20_ckfixed-factor-clock|s"T|Z|usim_mux_fck@c40ti,composite-mux-clock(|tuvwxyz{|x @T~Z~usim_fckti,composite-clock|}~usim_ick@c10ti,omap3-interface-clock|Nx  TZdpll5_ck@d04ti,omap3-dpll-clock|x  $ L 4TZdpll5_m2_ck@d50ti,divider-clock|x PTsZssgx_gate_fck@b00ti,composite-gate-clock|&x TZcore_d3_ckfixed-factor-clock|&"TZcore_d4_ckfixed-factor-clock|&"TZcore_d6_ckfixed-factor-clock|&"TZomap_192m_alwon_fckfixed-factor-clock|""TZcore_d2_ckfixed-factor-clock|&"TZsgx_mux_fck@b40ti,composite-mux-clock |*x @TZsgx_fckti,composite-clock|sgx_ick@b10ti,wait-gate-clock|>x TZcpefuse_fck@a08ti,gate-clock|x TZts_fck@a08ti,gate-clock|@x TZusbtll_fck@a08ti,wait-gate-clock|sx TZusbtll_ick@a18ti,omap3-interface-clock|Jx TZmmchs3_ick@a10ti,omap3-interface-clock|Jx TZmmchs3_fck@a00ti,wait-gate-clock|x TZdss1_alwon_fck_3430es2@e00ti,dss-gate-clock|x]TZdss_ick_3430es2@e10ti,omap3-dss-interface-clock|?xTZusbhost_120m_fck@1400ti,gate-clock|sxTZusbhost_48m_fck@1400ti,dss-gate-clock|0xTZusbhost_ick@1410ti,omap3-dss-interface-clock|?xTZuart4_fck@1000ti,wait-gate-clock|OxTZclockdomainscore_l3_clkdmti,clockdomain|dpll3_clkdmti,clockdomain|dpll1_clkdmti,clockdomain|per_clkdmti,clockdomainl|emu_clkdmti,clockdomain|fdpll4_clkdmti,clockdomain|wkup_clkdmti,clockdomain$|dss_clkdmti,clockdomain|core_l4_clkdmti,clockdomain|cam_clkdmti,clockdomain|iva2_clkdmti,clockdomain|dpll2_clkdmti,clockdomain|md2d_clkdmti,clockdomain |dpll5_clkdmti,clockdomain|sgx_clkdmti,clockdomain|usbhost_clkdmti,clockdomain |counter@48320000ti,omap-counter32kxH2  counter_32kinterrupt-controller@48200000ti,omap3-intcxH TZdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaxH`  `TZgpio@48310000ti,omap3-gpioxH1gpio1TZgpio@49050000ti,omap3-gpioxIgpio2TZgpio@49052000ti,omap3-gpioxI gpio3gpio@49054000ti,omap3-gpioxI@ gpio4gpio@49056000ti,omap3-gpioxI`!gpio5gpio@49058000ti,omap3-gpioxI"gpio6serial@4806a000ti,omap3-uartxH 'H12txrxuart1lserial@4806c000ti,omap3-uartxH'I34txrxuart2lserial@49020000ti,omap3-uartxI'Jn56txrxuart3lFdefault;i2c@48070000 ti,omap3-i2cxH8txrx+i2c1Fdefault;'@twl@48xH  ti,twl4030Fdefault;powerti,twl4030-powerErtcti,twl4030-rtc bciti,twl4030-bci Uwatchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2**cregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' TZregulator-vdacti,twl4030-vdacw@w@cregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0regulator-vmmc2ti,twl4030-vmmc2:0TZregulator-vusb1v5ti,twl4030-vusb1v5TZregulator-vusb1v8ti,twl4030-vusb1v8TZregulator-vusb3v1ti,twl4030-vusb3v1TZregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-gpioti,twl4030-gpiotwl4030-usbti,twl4030-usb wTZpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypad sramadcti,twl4030-madci2c@48072000 ti,omap3-i2cxH 9txrx+i2c2Fdefault;i2c@48060000 ti,omap3-i2cxH=txrx+i2c3Fdefault;lp8720@7dFdefault; ti,lp8720x} ldo1--TZmailbox@48094000ti,omap3-mailboxmailboxxH @-dsp ? Jspi@48098000ti,omap2-mcspixH A+mcspi1U@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspixH B+mcspi2U +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspixH [+mcspi3U tx0rx0tx1rx1spi@480ba000ti,omap2-mcspixH 0+mcspi4UFGtx0rx01w@480b2000 ti,omap3-1wxH :hdq1wmmc@4809c000ti,omap3-hsmmcxH Smmc1c=>txrxpFdefault;}  mmc@480b4000ti,omap3-hsmmcxH @Vmmc2/0txrxFdefault;}mmc@480ad000ti,omap3-hsmmcxH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuxH mmu_ispTZmmu@5d000000ti,omap2-iommux]mmu_iva disabledwdt@48314000 ti,omap3-wdtxH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspxH@mpu ;< commontxrxmcbsp1 txrx|fck disabledmcbsp@49022000ti,omap3-mcbspxI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrx|fckick disabledmcbsp@49024000ti,omap3-mcbspxI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrx|fckick disabledmcbsp@49026000ti,omap3-mcbspxI`mpu 67 commontxrxmcbsp4txrx|fck disabledmcbsp@48096000ti,omap3-mcbspxH `mpu QR commontxrxmcbsp5txrx|fck disabledsham@480c3000ti,omap3-shamshamxH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corexH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaxH timer@48318000ti,omap3430-timerxH1%timer1timer@49032000ti,omap3430-timerxI &timer2timer@49034000ti,omap3430-timerxI@'timer3timer@49036000ti,omap3430-timerxI`(timer4timer@49038000ti,omap3430-timerxI)timer5 timer@4903a000ti,omap3430-timerxI*timer6 timer@4903c000ti,omap3430-timerxI+timer7 timer@4903e000ti,omap3430-timerxI,timer8 timer@49040000ti,omap3430-timerxI-timer9timer@48086000ti,omap3430-timerxH`.timer10timer@48088000ti,omap3430-timerxH/timer11timer@48304000ti,omap3430-timerxH0@_timer12#usbhstll@48062000 ti,usbhs-tllxH N usb_tll_hsusbhshost@48064000ti,usbhs-hostxH@ usb_host_hs+ohci@48064400ti,ohci-omap3xHD Lehci@48064800 ti,ehci-omapxHH Mgpmc@6e000000ti,omap3430-gpmcgpmcxnrxtx3?+usb_otg_hs@480ab000ti,omap3-musbxH \]mcdma usb_otg_hsQ\d Fdefault;m| usb2-phy2dss@48050000 ti,omap3-dssxH disabled dss_core|fck+dispc@48050400ti,omap3-dispcxH dss_dispc|fckencoder@4804fc00 ti,omap3-dsixHH@H protophypll disabled dss_dsi1| fcksys_clkencoder@48050800ti,omap3-rfbixH disabled dss_rfbi|fckickencoder@48050c00ti,omap3-vencxH  disabled dss_venc|fcktv_dac_clkssi-controller@48058000 ti,omap3-ssissiokxHHsysgddGgdd_mpu+ |q ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portxHHtxrx CDssi-port@4805b000ti,omap3-ssi-portxHHtxrx EFserial@49042000ti,omap3-uartxI PQRtxrxuart4lregulator-abb-mpu ti,abb-v1 }abb_mpu_iva+xH0rH0hbase-addressint-address|`sO7pinmux@480025a0 ti,omap3-padconfpinctrl-singlexH%\+ )isp@480bc000 ti,omap3-ispxH H vports+bandgap@48002524xH%$ti,omap36xx-bandgapmemory@80000000lmemoryx  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2serial3device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-nameslinux,phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsti,no-reset-on-initinterrupts-extendedpinctrl-0ti,use_poweroffbci3v1-supplyregulator-always-onusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columnslinux,keymap#io-channel-cellsenable-gpios#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplycd-gpiosbus-widthti,non-removablestatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-securegpmc,num-csgpmc,num-waitpinsmultipointnum-epsram-bitsinterface-typeusb-phyphysphy-namespowerti,tranxdone-status-maskti,settling-timeti,clock-cyclesti,abb_infoiommusti,phy-type#thermal-sensor-cells