8`(R(Eheadacoustics,omap3-hatechnexion,omap3-tao3530ti,omap34xxti,omap3 +37TI OMAP3 HEAD acoustics baseboard with TAO3530 SOMchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000cpus+cpu@0arm,cortex-a8dcpupt{cpu(HАg8 Odp` 'ppmu@54000000arm,cortex-a8-pmupTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-busph +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-busp + pinmux@30 ti,omap3-padconfpinctrl-singlep08+!>defaultL pinmux_hsusbb2_pins`V          jppinmux_mmc1_pinsPV "$&jppinmux_mmc2_pins0V(*,.02jppinmux_wlan_gpioV^pinmux_uart3_pinsVnApjppinmux_i2c3_pinsVjppinmux_mcspi1_pins Vjppinmux_mcspi3_pins Vjppinmux_mcbsp3_pins V<>@Bjppinmux_twl4030_pinsVAjppinmux_sound2_pinsVnpinmux_led_blue_pinsVjppinmux_led_green_pinsVj p pinmux_led_red_pinsVj p pinmux_poweroff_pinsVj p pinmux_powerdown_input_pinsVjpfpga_boot0_pins Vjpfpga_boot1_pins Vrtvxjpscm_conf@270sysconsimple-buspp0+ p0j p pbias_regulator@2b0ti,pbias-omap3ti,pbias-omappx pbias_mmc_omap2430pbias_mmc_omap2430w@-jpclocks+mcbsp5_mux_fck@68ti,composite-mux-clockt phjpmcbsp5_fckti,composite-clocktjpmcbsp1_mux_fck@4ti,composite-mux-clockt pjpmcbsp1_fckti,composite-clocktjpmcbsp2_mux_fck@4ti,composite-mux-clockt pjpmcbsp2_fckti,composite-clocktjpmcbsp3_mux_fck@68ti,composite-mux-clockt phjpmcbsp3_fckti,composite-clocktjpmcbsp4_mux_fck@68ti,composite-mux-clockt phjpmcbsp4_fckti,composite-clocktjpclockdomainspinmux@a00 ti,omap3-padconfpinctrl-singlep \+!pinmux_twl4030_vpins Vjpaes@480c5000 ti,omap3-aesaespH PPABtxrx disabledprm@48306000 ti,omap3-prmpH0`@ clocks+virt_16_8m_ck fixed-clockYjposc_sys_ck@d40 ti,mux-clocktp @j p sys_ck@1270ti,divider-clockt pp j%p%sys_clkout1@d70ti,gate-clockt p pdpll3_x2_ckfixed-factor-clockt! +dpll3_m2x2_ckfixed-factor-clockt" +j$p$dpll4_x2_ckfixed-factor-clockt# +corex2_fckfixed-factor-clockt$ +j&p&wkup_l4_ickfixed-factor-clockt% +jUpUcorex2_d3_fckfixed-factor-clockt& +jpcorex2_d5_fckfixed-factor-clockt& +jpclockdomainscm@48004000 ti,omap3-cmpH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockjGpGvirt_12m_ck fixed-clockjpvirt_13m_ck fixed-clock]@jpvirt_19200000_ck fixed-clock$jpvirt_26000000_ck fixed-clockjpvirt_38_4m_ck fixed-clockIjpdpll4_ck@d00ti,omap3-dpll-per-clockt%%p D 0j#p#dpll4_m2_ck@d48ti,divider-clockt#?p H j'p'dpll4_m2x2_mul_ckfixed-factor-clockt' +j(p(dpll4_m2x2_ck@d00ti,gate-clockt(p 5j)p)omap_96m_alwon_fckfixed-factor-clockt) +j0p0dpll3_ck@d00ti,omap3-dpll-core-clockt%%p @ 0j!p!dpll3_m3_ck@1140ti,divider-clockt!p@ j*p*dpll3_m3x2_mul_ckfixed-factor-clockt* +j+p+dpll3_m3x2_ck@d00ti,gate-clockt+ p 5j,p,emu_core_alwon_ckfixed-factor-clockt, +jipisys_altclk fixed-clockj5p5mcbsp_clks fixed-clockj p dpll3_m2_ck@d40ti,divider-clockt!p @ j"p"core_ckfixed-factor-clockt" +j-p-dpll1_fck@940ti,divider-clockt-p @ j.p.dpll1_ck@904ti,omap3-dpll-clockt%.p  $ @ 4jpdpll1_x2_ckfixed-factor-clockt +j/p/dpll1_x2m2_ck@944ti,divider-clockt/p D jCpCcm_96m_fckfixed-factor-clockt0 +j1p1omap_96m_fck@d40 ti,mux-clockt1%p @jLpLdpll4_m3_ck@e40ti,divider-clockt# p@ j2p2dpll4_m3x2_mul_ckfixed-factor-clockt2 +j3p3dpll4_m3x2_ck@d00ti,gate-clockt3p 5j4p4omap_54m_fck@d40 ti,mux-clockt45p @j?p?cm_96m_d2_fckfixed-factor-clockt1 +j6p6omap_48m_fck@d40 ti,mux-clockt65p @j7p7omap_12m_fckfixed-factor-clockt7 +jNpNdpll4_m4_ck@e40ti,divider-clockt# p@ j8p8dpll4_m4x2_mul_ckti,fixed-factor-clockt8KYfj9p9dpll4_m4x2_ck@d00ti,gate-clockt9p 5fjpdpll4_m5_ck@f40ti,divider-clockt#?p@ j:p:dpll4_m5x2_mul_ckti,fixed-factor-clockt:KYfj;p;dpll4_m5x2_ck@d00ti,gate-clockt;p 5fjqpqdpll4_m6_ck@1140ti,divider-clockt#?p@ j<p<dpll4_m6x2_mul_ckfixed-factor-clockt< +j=p=dpll4_m6x2_ck@d00ti,gate-clockt=p 5j>p>emu_per_alwon_ckfixed-factor-clockt> +jjpjclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clockt-p pj@p@clkout2_src_mux_ck@d70ti,composite-mux-clockt-%1?p pjApAclkout2_src_ckti,composite-clockt@AjBpBsys_clkout2@d70ti,divider-clocktB@p pympu_ckfixed-factor-clocktC +jDpDarm_fck@924ti,divider-clocktDp $emu_mpu_alwon_ckfixed-factor-clocktD +jkpkl3_ick@a40ti,divider-clockt-p @ jEpEl4_ick@a40ti,divider-clocktEp @ jFpFrm_ick@c40ti,divider-clocktFp @ gpt10_gate_fck@a00ti,composite-gate-clockt% p jHpHgpt10_mux_fck@a40ti,composite-mux-clocktG%p @jIpIgpt10_fckti,composite-clocktHIgpt11_gate_fck@a00ti,composite-gate-clockt% p jJpJgpt11_mux_fck@a40ti,composite-mux-clocktG%p @jKpKgpt11_fckti,composite-clocktJKcore_96m_fckfixed-factor-clocktL +j p mmchs2_fck@a00ti,wait-gate-clockt p jpmmchs1_fck@a00ti,wait-gate-clockt p jpi2c3_fck@a00ti,wait-gate-clockt p jpi2c2_fck@a00ti,wait-gate-clockt p jpi2c1_fck@a00ti,wait-gate-clockt p jpmcbsp5_gate_fck@a00ti,composite-gate-clockt  p jpmcbsp1_gate_fck@a00ti,composite-gate-clockt  p jpcore_48m_fckfixed-factor-clockt7 +jMpMmcspi4_fck@a00ti,wait-gate-clocktMp jpmcspi3_fck@a00ti,wait-gate-clocktMp jpmcspi2_fck@a00ti,wait-gate-clocktMp jpmcspi1_fck@a00ti,wait-gate-clocktMp jpuart2_fck@a00ti,wait-gate-clocktMp jpuart1_fck@a00ti,wait-gate-clocktMp  jpcore_12m_fckfixed-factor-clocktN +jOpOhdq_fck@a00ti,wait-gate-clocktOp jpcore_l3_ickfixed-factor-clocktE +jPpPsdrc_ick@a10ti,wait-gate-clocktPp jpgpmc_fckfixed-factor-clocktP +core_l4_ickfixed-factor-clocktF +jQpQmmchs2_ick@a10ti,omap3-interface-clocktQp jpmmchs1_ick@a10ti,omap3-interface-clocktQp jphdq_ick@a10ti,omap3-interface-clocktQp jpmcspi4_ick@a10ti,omap3-interface-clocktQp jpmcspi3_ick@a10ti,omap3-interface-clocktQp jpmcspi2_ick@a10ti,omap3-interface-clocktQp jpmcspi1_ick@a10ti,omap3-interface-clocktQp jpi2c3_ick@a10ti,omap3-interface-clocktQp jpi2c2_ick@a10ti,omap3-interface-clocktQp jpi2c1_ick@a10ti,omap3-interface-clocktQp jpuart2_ick@a10ti,omap3-interface-clocktQp jpuart1_ick@a10ti,omap3-interface-clocktQp  jpgpt11_ick@a10ti,omap3-interface-clocktQp  jpgpt10_ick@a10ti,omap3-interface-clocktQp  jpmcbsp5_ick@a10ti,omap3-interface-clocktQp  jpmcbsp1_ick@a10ti,omap3-interface-clocktQp  jpomapctrl_ick@a10ti,omap3-interface-clocktQp jpdss_tv_fck@e00ti,gate-clockt?pjpdss_96m_fck@e00ti,gate-clocktLpjpdss2_alwon_fck@e00ti,gate-clockt%pjpdummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clockt%p jRpRgpt1_mux_fck@c40ti,composite-mux-clocktG%p @jSpSgpt1_fckti,composite-clocktRSaes2_ick@a10ti,omap3-interface-clocktQp jpwkup_32k_fckfixed-factor-clocktG +jTpTgpio1_dbck@c00ti,gate-clocktTp jpsha12_ick@a10ti,omap3-interface-clocktQp jpwdt2_fck@c00ti,wait-gate-clocktTp jpwdt2_ick@c10ti,omap3-interface-clocktUp jpwdt1_ick@c10ti,omap3-interface-clocktUp jpgpio1_ick@c10ti,omap3-interface-clocktUp jpomap_32ksync_ick@c10ti,omap3-interface-clocktUp jpgpt12_ick@c10ti,omap3-interface-clocktUp jpgpt1_ick@c10ti,omap3-interface-clocktUp jpper_96m_fckfixed-factor-clockt0 +jpper_48m_fckfixed-factor-clockt7 +jVpVuart3_fck@1000ti,wait-gate-clocktVp jpgpt2_gate_fck@1000ti,composite-gate-clockt%pjWpWgpt2_mux_fck@1040ti,composite-mux-clocktG%p@jXpXgpt2_fckti,composite-clocktWXgpt3_gate_fck@1000ti,composite-gate-clockt%pjYpYgpt3_mux_fck@1040ti,composite-mux-clocktG%p@jZpZgpt3_fckti,composite-clocktYZgpt4_gate_fck@1000ti,composite-gate-clockt%pj[p[gpt4_mux_fck@1040ti,composite-mux-clocktG%p@j\p\gpt4_fckti,composite-clockt[\gpt5_gate_fck@1000ti,composite-gate-clockt%pj]p]gpt5_mux_fck@1040ti,composite-mux-clocktG%p@j^p^gpt5_fckti,composite-clockt]^gpt6_gate_fck@1000ti,composite-gate-clockt%pj_p_gpt6_mux_fck@1040ti,composite-mux-clocktG%p@j`p`gpt6_fckti,composite-clockt_`gpt7_gate_fck@1000ti,composite-gate-clockt%pjapagpt7_mux_fck@1040ti,composite-mux-clocktG%p@jbpbgpt7_fckti,composite-clocktabgpt8_gate_fck@1000ti,composite-gate-clockt% pjcpcgpt8_mux_fck@1040ti,composite-mux-clocktG%p@jdpdgpt8_fckti,composite-clocktcdgpt9_gate_fck@1000ti,composite-gate-clockt% pjepegpt9_mux_fck@1040ti,composite-mux-clocktG%p@jfpfgpt9_fckti,composite-clocktefper_32k_alwon_fckfixed-factor-clocktG +jgpggpio6_dbck@1000ti,gate-clocktgpjpgpio5_dbck@1000ti,gate-clocktgpjpgpio4_dbck@1000ti,gate-clocktgpjpgpio3_dbck@1000ti,gate-clocktgpjpgpio2_dbck@1000ti,gate-clocktgp jpwdt3_fck@1000ti,wait-gate-clocktgp jpper_l4_ickfixed-factor-clocktF +jhphgpio6_ick@1010ti,omap3-interface-clockthpjpgpio5_ick@1010ti,omap3-interface-clockthpjpgpio4_ick@1010ti,omap3-interface-clockthpjpgpio3_ick@1010ti,omap3-interface-clockthpjpgpio2_ick@1010ti,omap3-interface-clockthp jpwdt3_ick@1010ti,omap3-interface-clockthp jpuart3_ick@1010ti,omap3-interface-clockthp jpuart4_ick@1010ti,omap3-interface-clockthpjpgpt9_ick@1010ti,omap3-interface-clockthp jpgpt8_ick@1010ti,omap3-interface-clockthp jpgpt7_ick@1010ti,omap3-interface-clockthpjpgpt6_ick@1010ti,omap3-interface-clockthpjpgpt5_ick@1010ti,omap3-interface-clockthpjpgpt4_ick@1010ti,omap3-interface-clockthpjpgpt3_ick@1010ti,omap3-interface-clockthpjpgpt2_ick@1010ti,omap3-interface-clockthpjpmcbsp2_ick@1010ti,omap3-interface-clockthpjpmcbsp3_ick@1010ti,omap3-interface-clockthpjpmcbsp4_ick@1010ti,omap3-interface-clockthpjpmcbsp2_gate_fck@1000ti,composite-gate-clockt pjpmcbsp3_gate_fck@1000ti,composite-gate-clockt pjpmcbsp4_gate_fck@1000ti,composite-gate-clockt pjpemu_src_mux_ck@1140 ti,mux-clockt%ijkp@jlplemu_src_ckti,clkdm-gate-clocktljmpmpclk_fck@1140ti,divider-clocktmp@ pclkx2_fck@1140ti,divider-clocktmp@ atclk_fck@1140ti,divider-clocktmp@ traceclk_src_fck@1140 ti,mux-clockt%ijkp@jnpntraceclk_fck@1140ti,divider-clocktn p@ secure_32k_fck fixed-clockjopogpt12_fckfixed-factor-clockto +wdt1_fckfixed-factor-clockto +security_l4_ick2fixed-factor-clocktF +jpppaes1_ick@a14ti,omap3-interface-clocktpp rng_ick@a14ti,omap3-interface-clocktpp sha11_ick@a14ti,omap3-interface-clocktpp des1_ick@a14ti,omap3-interface-clocktpp cam_mclk@f00ti,gate-clocktqpfcam_ick@f10!ti,omap3-no-wait-interface-clocktFpjpcsi2_96m_fck@f00ti,gate-clockt pjpsecurity_l3_ickfixed-factor-clocktE +jrprpka_ick@a14ti,omap3-interface-clocktrp icr_ick@a10ti,omap3-interface-clocktQp des2_ick@a10ti,omap3-interface-clocktQp mspro_ick@a10ti,omap3-interface-clocktQp mailboxes_ick@a10ti,omap3-interface-clocktQp ssi_l4_ickfixed-factor-clocktF +jypysr1_fck@c00ti,wait-gate-clockt%p sr2_fck@c00ti,wait-gate-clockt%p sr_l4_ickfixed-factor-clocktF +dpll2_fck@40ti,divider-clockt-p@ jspsdpll2_ck@4ti,omap3-dpll-clockt%sp$@4jtptdpll2_m2_ck@44ti,divider-clockttpD jupuiva2_ck@0ti,wait-gate-clocktupjpmodem_fck@a00ti,omap3-interface-clockt%p jpsad2d_ick@a10ti,omap3-interface-clocktEp jpmad2d_ick@a18ti,omap3-interface-clocktEp jpmspro_fck@a00ti,wait-gate-clockt p ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clockt&p jvpvssi_ssr_div_fck_3430es2@a40ti,composite-divider-clockt&p @$jwpwssi_ssr_fck_3430es2ti,composite-clocktvwjxpxssi_sst_fck_3430es2fixed-factor-clocktx +jphsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clocktPp jpssi_ick_3430es2@a10ti,omap3-ssi-interface-clocktyp jpusim_gate_fck@c00ti,composite-gate-clocktL p jpsys_d2_ckfixed-factor-clockt% +j{p{omap_96m_d2_fckfixed-factor-clocktL +j|p|omap_96m_d4_fckfixed-factor-clocktL +j}p}omap_96m_d8_fckfixed-factor-clocktL +j~p~omap_96m_d10_fckfixed-factor-clocktL + jpdpll5_m2_d4_ckfixed-factor-clocktz +jpdpll5_m2_d8_ckfixed-factor-clocktz +jpdpll5_m2_d16_ckfixed-factor-clocktz +jpdpll5_m2_d20_ckfixed-factor-clocktz +jpusim_mux_fck@c40ti,composite-mux-clock(t%{|}~p @ jpusim_fckti,composite-clocktusim_ick@c10ti,omap3-interface-clocktUp  jpdpll5_ck@d04ti,omap3-dpll-clockt%%p  $ L 4jpdpll5_m2_ck@d50ti,divider-clocktp P jzpzsgx_gate_fck@b00ti,composite-gate-clockt-p jpcore_d3_ckfixed-factor-clockt- +jpcore_d4_ckfixed-factor-clockt- +jpcore_d6_ckfixed-factor-clockt- +jpomap_192m_alwon_fckfixed-factor-clockt) +jpcore_d2_ckfixed-factor-clockt- +jpsgx_mux_fck@b40ti,composite-mux-clock t1p @jpsgx_fckti,composite-clocktsgx_ick@b10ti,wait-gate-clocktEp jpcpefuse_fck@a08ti,gate-clockt%p jpts_fck@a08ti,gate-clocktGp jpusbtll_fck@a08ti,wait-gate-clocktzp jpusbtll_ick@a18ti,omap3-interface-clocktQp jpmmchs3_ick@a10ti,omap3-interface-clocktQp jpmmchs3_fck@a00ti,wait-gate-clockt p jpdss1_alwon_fck_3430es2@e00ti,dss-gate-clocktpfjpdss_ick_3430es2@e10ti,omap3-dss-interface-clocktFpjpusbhost_120m_fck@1400ti,gate-clocktzpjpusbhost_48m_fck@1400ti,dss-gate-clockt7pjpusbhost_ick@1410ti,omap3-dss-interface-clocktFpjpclockdomainscore_l3_clkdmti,clockdomaintdpll3_clkdmti,clockdomaint!dpll1_clkdmti,clockdomaintper_clkdmti,clockdomainhtemu_clkdmti,clockdomaintmdpll4_clkdmti,clockdomaint#wkup_clkdmti,clockdomain$tdss_clkdmti,clockdomaintcore_l4_clkdmti,clockdomaintcam_clkdmti,clockdomaintiva2_clkdmti,clockdomaintdpll2_clkdmti,clockdomainttd2d_clkdmti,clockdomain tdpll5_clkdmti,clockdomaintsgx_clkdmti,clockdomaintusbhost_clkdmti,clockdomain tcounter@48320000ti,omap-counter32kpH2  counter_32kinterrupt-controller@48200000ti,omap3-intcpH jpdma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmapH`  `jpgpio@48310000ti,omap3-gpiopH1gpio1gpio@49050000ti,omap3-gpiopIgpio2gpio@49052000ti,omap3-gpiopI gpio3gpio@49054000ti,omap3-gpiopI@ gpio4gpio@49056000ti,omap3-gpiopI`!gpio5j p gpio@49058000ti,omap3-gpiopI"gpio6jpserial@4806a000ti,omap3-uartpH H12txrxuart1lserial@4806c000ti,omap3-uartpHI34txrxuart2lserial@49020000ti,omap3-uartpIJ56txrxuart3l>defaultLi2c@48070000 ti,omap3-i2cpH8txrx+i2c1'@twl@48pH  ti,twl4030>defaultLaudioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci 0watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 vdd_ehciw@w@>regulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' jpregulator-vdacti,twl4030-vdacw@w@regulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0jpregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5jpregulator-vusb1v8ti,twl4030-vusb1v8jpregulator-vusb3v1ti,twl4030-vusb3v1jpregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@regulator-vsimti,twl4030-vsimw@-jpgpioti,twl4030-gpioR^ijptwl4030-usbti,twl4030-usb vjppwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cpH 9txrx+i2c2 disabledi2c@48060000 ti,omap3-i2cpH=txrx+i2c3>defaultLmailbox@48094000ti,omap3-mailboxmailboxpH @dsp $ /spi@48098000ti,omap2-mcspipH A+mcspi1:@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3>defaultLspidev@0spidevHlpZspi@4809a000ti,omap2-mcspipH B+mcspi2: +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspipH [+mcspi3: tx0rx0tx1rx1>defaultLspidev@0spidevHlpZspi@480ba000ti,omap2-mcspipH 0+mcspi4:FGtx0rx01w@480b2000 ti,omap3-1wpH :hdq1wmmc@4809c000ti,omap3-hsmmcpH Smmc1c=>txrxp>defaultL} mmc@480b4000ti,omap3-hsmmcpH @Vmmc2/0txrx>defaultL}mmc@480ad000ti,omap3-hsmmcpH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommupH mmu_ispjpmmu@5d000000ti,omap2-iommup]mmu_iva disabledwdt@48314000 ti,omap3-wdtpH1@ wd_timer2mcbsp@48074000ti,omap3-mcbsppH@mpu ;< commontxrxmcbsp1 txrxt{fck disabledmcbsp@49022000ti,omap3-mcbsppI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxt{fckickokayjpmcbsp@49024000ti,omap3-mcbsppI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxt{fckickokay>defaultLmcbsp@49026000ti,omap3-mcbsppI`mpu 67 commontxrxmcbsp4txrxt{fck disabledmcbsp@48096000ti,omap3-mcbsppH `mpu QR commontxrxmcbsp5txrxt{fck disabledsham@480c3000ti,omap3-shamshampH 0d1Erx disabledsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_corepH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivapH timer@48318000ti,omap3430-timerpH1%timer1timer@49032000ti,omap3430-timerpI &timer2timer@49034000ti,omap3430-timerpI@'timer3timer@49036000ti,omap3430-timerpI`(timer4timer@49038000ti,omap3430-timerpI)timer5"timer@4903a000ti,omap3430-timerpI*timer6"timer@4903c000ti,omap3430-timerpI+timer7"timer@4903e000ti,omap3430-timerpI,timer8/"timer@49040000ti,omap3430-timerpI-timer9/timer@48086000ti,omap3430-timerpH`.timer10/timer@48088000ti,omap3430-timerpH/timer11/timer@48304000ti,omap3430-timerpH0@_timer12<usbhstll@48062000 ti,usbhs-tllpH N usb_tll_hsusbhshost@48064000ti,usbhs-hostpH@ usb_host_hs+ Lehci-phyohci@48064400ti,ohci-omap3pHD Lehci@48064800 ti,ehci-omappHH MWgpmc@6e000000ti,omap3430-gpmcgpmcpnrxtx\h+0jpnand@0,0ti,omap2-nand p zsw$$$ 0/=LH]Hn6}+x-loader@0 X-Loaderpbootloaders@80000U-Bootpbootloaders_env@260000 U-Boot Envp&kernel@280000Kernelp(@filesystem@680000 File Systemphusb_otg_hs@480ab000ti,omap3-musbpH \]mcdma usb_otg_hs W usb2-phy2dss@48050000 ti,omap3-dsspH disabled dss_coret{fck+dispc@48050400ti,omap3-dispcpH dss_dispct{fckencoder@4804fc00 ti,omap3-dsipHH@H protophypll disabled dss_dsi1t {fcksys_clkencoder@48050800ti,omap3-rfbipH disabled dss_rfbit{fckickencoder@48050c00ti,omap3-vencpH  disabled dss_venct{fckssi-controller@48058000 ti,omap3-ssissiokpHHsysgddGgdd_mpu+ tx {ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portpHHtxrx CDssi-port@4805b000ti,omap3-ssi-portpHHtxrx EFpinmux@480025d8 ti,omap3-padconfpinctrl-singlepH%$+!isp@480bc000 ti,omap3-isppH H |x lports+bandgap@48002524pH%$ti,omap34xx-bandgapmemory@80000000dmemoryphsusb2_power_regregulator-fixed hsusb2_vbus2Z2Z pjphsusb2_phyusb-nop-xceiv #jpsoundti,omap-twl4030 .omap3beagle7regulator-mmc2-sdio-poweronregulator-fixedregulator-mmc2-sdio-poweron00  @'jpgpio_poweroff>defaultL gpio-poweroff  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0pinctrl-single,pinslinux,phandlesysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesstatusclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csspi-max-frequencyspi-cphati,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplycd-gpiosbus-widthnon-removablecap-power-off-card#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinsnand-bus-widthgpmc,device-widthti,nand-ecc-optgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespoweriommusti,phy-type#thermal-sensor-cellsgpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbspenable-active-low