C8(dti,omap3-beagleti,omap3 +7TI OMAP3 BeagleBoardchosenaliases=/ocp@68000000/i2c@48070000B/ocp@68000000/i2c@48072000G/ocp@68000000/i2c@48060000L/ocp@68000000/serial@4806a000T/ocp@68000000/serial@4806c000\/ocp@68000000/serial@49020000 d/connector0 m/connector1cpus+cpu@0arm,cortex-a8vcpucpu(HАg8 Odp` 'ppmu@54000000arm,cortex-a8-pmuTdebugsssocti,omap-inframpu ti,omap3-mpumpuiva ti,iva2.2ivadsp ti,omap3-c64ocp@68000000ti,omap3-l3-smxsimple-bush +l3_mainl4@48000000ti,omap3-l4-coresimple-bus+ Hscm@2000ti,omap3-scmsimple-bus + pinmux@30 ti,omap3-padconfpinctrl-single08+3Pdefault^hnpinmux_hsusb2_pins0v      hnpinmux_uart3_pinsvnAphnpinmux_tfp410_pinsvhnpinmux_dss_dpi_pinsvhnpinmux_twl4030_pinsvAhnscm_conf@270sysconsimple-busp0+ p0hnpbias_regulator@2b0ti,pbias-omap3ti,pbias-omappbias_mmc_omap2430pbias_mmc_omap2430w@-hnclocks+mcbsp5_mux_fck@68ti,composite-mux-clockhh n mcbsp5_fckti,composite-clock hnmcbsp1_mux_fck@4ti,composite-mux-clockh n mcbsp1_fckti,composite-clock hnmcbsp2_mux_fck@4ti,composite-mux-clock hnmcbsp2_fckti,composite-clock hnmcbsp3_mux_fck@68ti,composite-mux-clock hhnmcbsp3_fckti,composite-clockhnmcbsp4_mux_fck@68ti,composite-mux-clock hhnmcbsp4_fckti,composite-clockhnclockdomainspinmux@a00 ti,omap3-padconfpinctrl-single \+3pinmux_gpio1_pinsvAhnpinmux_twl4030_vpins vhnaes@480c5000 ti,omap3-aesaesH PPABtxrxprm@48306000 ti,omap3-prmH0`@ clocks+virt_16_8m_ck fixed-clockYhnosc_sys_ck@d40 ti,mux-clock @hnsys_ck@1270ti,divider-clock phnsys_clkout1@d70ti,gate-clock pdpll3_x2_ckfixed-factor-clock+6dpll3_m2x2_ckfixed-factor-clock+6hndpll4_x2_ckfixed-factor-clock+6corex2_fckfixed-factor-clock+6h n wkup_l4_ickfixed-factor-clock+6hOnOcorex2_d3_fckfixed-factor-clock +6hncorex2_d5_fckfixed-factor-clock +6hnclockdomainscm@48004000 ti,omap3-cmH@@clocks+dummy_apb_pclk fixed-clockomap_32k_fck fixed-clockhAnAvirt_12m_ck fixed-clockhnvirt_13m_ck fixed-clock]@hnvirt_19200000_ck fixed-clock$hnvirt_26000000_ck fixed-clockhnvirt_38_4m_ck fixed-clockIhndpll4_ck@d00ti,omap3-dpll-per-clock D 0hndpll4_m2_ck@d48ti,divider-clock ? Hh!n!dpll4_m2x2_mul_ckfixed-factor-clock!+6h"n"dpll4_m2x2_ck@d00ti,gate-clock" @h#n#omap_96m_alwon_fckfixed-factor-clock#+6h*n*dpll3_ck@d00ti,omap3-dpll-core-clock @ 0hndpll3_m3_ck@1140ti,divider-clock @h$n$dpll3_m3x2_mul_ckfixed-factor-clock$+6h%n%dpll3_m3x2_ck@d00ti,gate-clock%  @h&n&emu_core_alwon_ckfixed-factor-clock&+6hcncsys_altclk fixed-clockh/n/mcbsp_clks fixed-clockhndpll3_m2_ck@d40ti,divider-clock  @hncore_ckfixed-factor-clock+6h'n'dpll1_fck@940ti,divider-clock'  @h(n(dpll1_ck@904ti,omap3-dpll-clock(  $ @ 4hndpll1_x2_ckfixed-factor-clock+6h)n)dpll1_x2m2_ck@944ti,divider-clock)  Dh=n=cm_96m_fckfixed-factor-clock*+6h+n+omap_96m_fck@d40 ti,mux-clock+ @hFnFdpll4_m3_ck@e40ti,divider-clock @h,n,dpll4_m3x2_mul_ckfixed-factor-clock,+6h-n-dpll4_m3x2_ck@d00ti,gate-clock- @h.n.omap_54m_fck@d40 ti,mux-clock./ @h9n9cm_96m_d2_fckfixed-factor-clock++6h0n0omap_48m_fck@d40 ti,mux-clock0/ @h1n1omap_12m_fckfixed-factor-clock1+6hHnHdpll4_m4_ck@e40ti,divider-clock @h2n2dpll4_m4x2_mul_ckti,fixed-factor-clock2Vdqh3n3dpll4_m4x2_ck@d00ti,gate-clock3 @qhndpll4_m5_ck@f40ti,divider-clock ?@h4n4dpll4_m5x2_mul_ckti,fixed-factor-clock4Vdqh5n5dpll4_m5x2_ck@d00ti,gate-clock5 @qhknkdpll4_m6_ck@1140ti,divider-clock ?@h6n6dpll4_m6x2_mul_ckfixed-factor-clock6+6h7n7dpll4_m6x2_ck@d00ti,gate-clock7 @h8n8emu_per_alwon_ckfixed-factor-clock8+6hdndclkout2_src_gate_ck@d70 ti,composite-no-wait-gate-clock' ph:n:clkout2_src_mux_ck@d70ti,composite-mux-clock'+9 ph;n;clkout2_src_ckti,composite-clock:;h<n<sys_clkout2@d70ti,divider-clock< @ pmpu_ckfixed-factor-clock=+6h>n>arm_fck@924ti,divider-clock> $ emu_mpu_alwon_ckfixed-factor-clock>+6henel3_ick@a40ti,divider-clock'  @h?n?l4_ick@a40ti,divider-clock?  @h@n@rm_ick@c40ti,divider-clock@  @gpt10_gate_fck@a00ti,composite-gate-clock  hBnBgpt10_mux_fck@a40ti,composite-mux-clockA @hCnCgpt10_fckti,composite-clockBCgpt11_gate_fck@a00ti,composite-gate-clock  hDnDgpt11_mux_fck@a40ti,composite-mux-clockA @hEnEgpt11_fckti,composite-clockDEcore_96m_fckfixed-factor-clockF+6hnmmchs2_fck@a00ti,wait-gate-clock hnmmchs1_fck@a00ti,wait-gate-clock hni2c3_fck@a00ti,wait-gate-clock hni2c2_fck@a00ti,wait-gate-clock hni2c1_fck@a00ti,wait-gate-clock hnmcbsp5_gate_fck@a00ti,composite-gate-clock  hnmcbsp1_gate_fck@a00ti,composite-gate-clock  h n core_48m_fckfixed-factor-clock1+6hGnGmcspi4_fck@a00ti,wait-gate-clockG hnmcspi3_fck@a00ti,wait-gate-clockG hnmcspi2_fck@a00ti,wait-gate-clockG hnmcspi1_fck@a00ti,wait-gate-clockG hnuart2_fck@a00ti,wait-gate-clockG hnuart1_fck@a00ti,wait-gate-clockG  hncore_12m_fckfixed-factor-clockH+6hInIhdq_fck@a00ti,wait-gate-clockI hncore_l3_ickfixed-factor-clock?+6hJnJsdrc_ick@a10ti,wait-gate-clockJ hngpmc_fckfixed-factor-clockJ+6core_l4_ickfixed-factor-clock@+6hKnKmmchs2_ick@a10ti,omap3-interface-clockK hnmmchs1_ick@a10ti,omap3-interface-clockK hnhdq_ick@a10ti,omap3-interface-clockK hnmcspi4_ick@a10ti,omap3-interface-clockK hnmcspi3_ick@a10ti,omap3-interface-clockK hnmcspi2_ick@a10ti,omap3-interface-clockK hnmcspi1_ick@a10ti,omap3-interface-clockK hni2c3_ick@a10ti,omap3-interface-clockK hni2c2_ick@a10ti,omap3-interface-clockK hni2c1_ick@a10ti,omap3-interface-clockK hnuart2_ick@a10ti,omap3-interface-clockK hnuart1_ick@a10ti,omap3-interface-clockK  hngpt11_ick@a10ti,omap3-interface-clockK  hngpt10_ick@a10ti,omap3-interface-clockK  hnmcbsp5_ick@a10ti,omap3-interface-clockK  hnmcbsp1_ick@a10ti,omap3-interface-clockK  hnomapctrl_ick@a10ti,omap3-interface-clockK hndss_tv_fck@e00ti,gate-clock9hndss_96m_fck@e00ti,gate-clockFhndss2_alwon_fck@e00ti,gate-clockhndummy_ck fixed-clockgpt1_gate_fck@c00ti,composite-gate-clock hLnLgpt1_mux_fck@c40ti,composite-mux-clockA @hMnMgpt1_fckti,composite-clockLMaes2_ick@a10ti,omap3-interface-clockK hnwkup_32k_fckfixed-factor-clockA+6hNnNgpio1_dbck@c00ti,gate-clockN hnsha12_ick@a10ti,omap3-interface-clockK hnwdt2_fck@c00ti,wait-gate-clockN hnwdt2_ick@c10ti,omap3-interface-clockO hnwdt1_ick@c10ti,omap3-interface-clockO hngpio1_ick@c10ti,omap3-interface-clockO hnomap_32ksync_ick@c10ti,omap3-interface-clockO hngpt12_ick@c10ti,omap3-interface-clockO hngpt1_ick@c10ti,omap3-interface-clockO hnper_96m_fckfixed-factor-clock*+6h n per_48m_fckfixed-factor-clock1+6hPnPuart3_fck@1000ti,wait-gate-clockP hngpt2_gate_fck@1000ti,composite-gate-clockhQnQgpt2_mux_fck@1040ti,composite-mux-clockA@hRnRgpt2_fckti,composite-clockQRgpt3_gate_fck@1000ti,composite-gate-clockhSnSgpt3_mux_fck@1040ti,composite-mux-clockA@hTnTgpt3_fckti,composite-clockSTgpt4_gate_fck@1000ti,composite-gate-clockhUnUgpt4_mux_fck@1040ti,composite-mux-clockA@hVnVgpt4_fckti,composite-clockUVgpt5_gate_fck@1000ti,composite-gate-clockhWnWgpt5_mux_fck@1040ti,composite-mux-clockA@hXnXgpt5_fckti,composite-clockWXgpt6_gate_fck@1000ti,composite-gate-clockhYnYgpt6_mux_fck@1040ti,composite-mux-clockA@hZnZgpt6_fckti,composite-clockYZgpt7_gate_fck@1000ti,composite-gate-clockh[n[gpt7_mux_fck@1040ti,composite-mux-clockA@h\n\gpt7_fckti,composite-clock[\gpt8_gate_fck@1000ti,composite-gate-clock h]n]gpt8_mux_fck@1040ti,composite-mux-clockA@h^n^gpt8_fckti,composite-clock]^gpt9_gate_fck@1000ti,composite-gate-clock h_n_gpt9_mux_fck@1040ti,composite-mux-clockA@h`n`gpt9_fckti,composite-clock_`per_32k_alwon_fckfixed-factor-clockA+6hanagpio6_dbck@1000ti,gate-clockahngpio5_dbck@1000ti,gate-clockahngpio4_dbck@1000ti,gate-clockahngpio3_dbck@1000ti,gate-clockahngpio2_dbck@1000ti,gate-clocka hnwdt3_fck@1000ti,wait-gate-clocka hnper_l4_ickfixed-factor-clock@+6hbnbgpio6_ick@1010ti,omap3-interface-clockbhngpio5_ick@1010ti,omap3-interface-clockbhngpio4_ick@1010ti,omap3-interface-clockbhngpio3_ick@1010ti,omap3-interface-clockbhngpio2_ick@1010ti,omap3-interface-clockb hnwdt3_ick@1010ti,omap3-interface-clockb hnuart3_ick@1010ti,omap3-interface-clockb hnuart4_ick@1010ti,omap3-interface-clockbhngpt9_ick@1010ti,omap3-interface-clockb hngpt8_ick@1010ti,omap3-interface-clockb hngpt7_ick@1010ti,omap3-interface-clockbhngpt6_ick@1010ti,omap3-interface-clockbhngpt5_ick@1010ti,omap3-interface-clockbhngpt4_ick@1010ti,omap3-interface-clockbhngpt3_ick@1010ti,omap3-interface-clockbhngpt2_ick@1010ti,omap3-interface-clockbhnmcbsp2_ick@1010ti,omap3-interface-clockbhnmcbsp3_ick@1010ti,omap3-interface-clockbhnmcbsp4_ick@1010ti,omap3-interface-clockbhnmcbsp2_gate_fck@1000ti,composite-gate-clockh n mcbsp3_gate_fck@1000ti,composite-gate-clockhnmcbsp4_gate_fck@1000ti,composite-gate-clockhnemu_src_mux_ck@1140 ti,mux-clockcde@hfnfemu_src_ckti,clkdm-gate-clockfhgngpclk_fck@1140ti,divider-clockg @pclkx2_fck@1140ti,divider-clockg @atclk_fck@1140ti,divider-clockg @traceclk_src_fck@1140 ti,mux-clockcde@hhnhtraceclk_fck@1140ti,divider-clockh  @secure_32k_fck fixed-clockhinigpt12_fckfixed-factor-clocki+6wdt1_fckfixed-factor-clocki+6security_l4_ick2fixed-factor-clock@+6hjnjaes1_ick@a14ti,omap3-interface-clockj rng_ick@a14ti,omap3-interface-clockj sha11_ick@a14ti,omap3-interface-clockj des1_ick@a14ti,omap3-interface-clockj cam_mclk@f00ti,gate-clockkqcam_ick@f10!ti,omap3-no-wait-interface-clock@hncsi2_96m_fck@f00ti,gate-clockhnsecurity_l3_ickfixed-factor-clock?+6hlnlpka_ick@a14ti,omap3-interface-clockl icr_ick@a10ti,omap3-interface-clockK des2_ick@a10ti,omap3-interface-clockK mspro_ick@a10ti,omap3-interface-clockK mailboxes_ick@a10ti,omap3-interface-clockK ssi_l4_ickfixed-factor-clock@+6hsnssr1_fck@c00ti,wait-gate-clock sr2_fck@c00ti,wait-gate-clock sr_l4_ickfixed-factor-clock@+6dpll2_fck@40ti,divider-clock' @hmnmdpll2_ck@4ti,omap3-dpll-clockm$@4hnnndpll2_m2_ck@44ti,divider-clockn Dhonoiva2_ck@0ti,wait-gate-clockohnmodem_fck@a00ti,omap3-interface-clock hnsad2d_ick@a10ti,omap3-interface-clock? hnmad2d_ick@a18ti,omap3-interface-clock? hnmspro_fck@a00ti,wait-gate-clock ssi_ssr_gate_fck_3430es2@a00 ti,composite-no-wait-gate-clock  hpnpssi_ssr_div_fck_3430es2@a40ti,composite-divider-clock  @$hqnqssi_ssr_fck_3430es2ti,composite-clockpqhrnrssi_sst_fck_3430es2fixed-factor-clockr+6hnhsotgusb_ick_3430es2@a10"ti,omap3-hsotgusb-interface-clockJ hnssi_ick_3430es2@a10ti,omap3-ssi-interface-clocks hnusim_gate_fck@c00ti,composite-gate-clockF  h~n~sys_d2_ckfixed-factor-clock+6hunuomap_96m_d2_fckfixed-factor-clockF+6hvnvomap_96m_d4_fckfixed-factor-clockF+6hwnwomap_96m_d8_fckfixed-factor-clockF+6hxnxomap_96m_d10_fckfixed-factor-clockF+6 hynydpll5_m2_d4_ckfixed-factor-clockt+6hznzdpll5_m2_d8_ckfixed-factor-clockt+6h{n{dpll5_m2_d16_ckfixed-factor-clockt+6h|n|dpll5_m2_d20_ckfixed-factor-clockt+6h}n}usim_mux_fck@c40ti,composite-mux-clock(uvwxyz{|} @hnusim_fckti,composite-clock~usim_ick@c10ti,omap3-interface-clockO  hndpll5_ck@d04ti,omap3-dpll-clock  $ L 4hndpll5_m2_ck@d50ti,divider-clock  Phtntsgx_gate_fck@b00ti,composite-gate-clock' hncore_d3_ckfixed-factor-clock'+6hncore_d4_ckfixed-factor-clock'+6hncore_d6_ckfixed-factor-clock'+6hnomap_192m_alwon_fckfixed-factor-clock#+6hncore_d2_ckfixed-factor-clock'+6hnsgx_mux_fck@b40ti,composite-mux-clock + @hnsgx_fckti,composite-clocksgx_ick@b10ti,wait-gate-clock? hncpefuse_fck@a08ti,gate-clock hnts_fck@a08ti,gate-clockA hnusbtll_fck@a08ti,wait-gate-clockt hnusbtll_ick@a18ti,omap3-interface-clockK hnmmchs3_ick@a10ti,omap3-interface-clockK hnmmchs3_fck@a00ti,wait-gate-clock hndss1_alwon_fck_3430es2@e00ti,dss-gate-clockqhndss_ick_3430es2@e10ti,omap3-dss-interface-clock@hnusbhost_120m_fck@1400ti,gate-clockthnusbhost_48m_fck@1400ti,dss-gate-clock1hnusbhost_ick@1410ti,omap3-dss-interface-clock@hnclockdomainscore_l3_clkdmti,clockdomaindpll3_clkdmti,clockdomaindpll1_clkdmti,clockdomainper_clkdmti,clockdomainhemu_clkdmti,clockdomaingdpll4_clkdmti,clockdomainwkup_clkdmti,clockdomain$dss_clkdmti,clockdomaincore_l4_clkdmti,clockdomaincam_clkdmti,clockdomainiva2_clkdmti,clockdomaindpll2_clkdmti,clockdomainnd2d_clkdmti,clockdomain dpll5_clkdmti,clockdomainsgx_clkdmti,clockdomainusbhost_clkdmti,clockdomain counter@48320000ti,omap-counter32kH2  counter_32kinterrupt-controller@48200000ti,omap3-intcH hndma-controller@48056000"ti,omap3630-sdmati,omap3430-sdmaH`  `hngpio@48310000ti,omap3-gpioH1gpio1 Pdefault^hngpio@49050000ti,omap3-gpioIgpio2 gpio@49052000ti,omap3-gpioI gpio3 gpio@49054000ti,omap3-gpioI@ gpio4 gpio@49056000ti,omap3-gpioI`!gpio5 hngpio@49058000ti,omap3-gpioI"gpio6 hnserial@4806a000ti,omap3-uartH 'H12txrxuart1lserial@4806c000ti,omap3-uartH'I34txrxuart2lserial@49020000ti,omap3-uartI'Jn56txrxuart3lPdefault^i2c@48070000 ti,omap3-i2cH8txrx+i2c1'@twl@48H  ti,twl4030Pdefault^audioti,twl4030-audiocodecrtcti,twl4030-rtc bciti,twl4030-bci ;watchdogti,twl4030-wdtregulator-vaux1ti,twl4030-vaux1regulator-vaux2ti,twl4030-vaux2 vdd_ehciw@w@Iregulator-vaux3ti,twl4030-vaux3regulator-vaux4ti,twl4030-vaux4regulator-vdd1ti,twl4030-vdd1 ' hnregulator-vdacti,twl4030-vdacw@w@hnregulator-vioti,twl4030-vioregulator-vintana1ti,twl4030-vintana1regulator-vintana2ti,twl4030-vintana2regulator-vintdigti,twl4030-vintdigregulator-vmmc1ti,twl4030-vmmc1:0hnregulator-vmmc2ti,twl4030-vmmc2:0regulator-vusb1v5ti,twl4030-vusb1v5hnregulator-vusb1v8ti,twl4030-vusb1v8hnregulator-vusb3v1ti,twl4030-vusb3v1hnregulator-vpll1ti,twl4030-vpll1regulator-vpll2ti,twl4030-vpll2w@w@Iregulator-vsimti,twl4030-vsimw@-hngpioti,twl4030-gpio ]ithntwl4030-usbti,twl4030-usb hnpwmti,twl4030-pwmpwmledti,twl4030-pwmledpwrbuttonti,twl4030-pwrbuttonkeypadti,twl4030-keypadmadcti,twl4030-madci2c@48072000 ti,omap3-i2cH 9txrx+i2c2i2c@48060000 ti,omap3-i2cH=txrx+i2c3hnmailbox@48094000ti,omap3-mailboxmailboxH @ dsp / :spi@48098000ti,omap2-mcspiH A+mcspi1E@#$%&'()* tx0rx0tx1rx1tx2rx2tx3rx3spi@4809a000ti,omap2-mcspiH B+mcspi2E +,-.tx0rx0tx1rx1spi@480b8000ti,omap2-mcspiH [+mcspi3E tx0rx0tx1rx1spi@480ba000ti,omap2-mcspiH 0+mcspi4EFGtx0rx01w@480b2000 ti,omap3-1wH :hdq1wmmc@4809c000ti,omap3-hsmmcH Smmc1S=>txrx`mymmc@480b4000ti,omap3-hsmmcH @Vmmc2/0txrx disabledmmc@480ad000ti,omap3-hsmmcH ^mmc3MNtxrx disabledmmu@480bd400ti,omap2-iommuH mmu_isphnmmu@5d000000ti,omap2-iommu]mmu_iva disabledwdt@48314000 ti,omap3-wdtH1@ wd_timer2mcbsp@48074000ti,omap3-mcbspH@mpu ;< commontxrxmcbsp1 txrxfck disabledmcbsp@49022000ti,omap3-mcbspI I mpusidetone>?commontxrxsidetonemcbsp2mcbsp2_sidetone!"txrxfckickokayhnmcbsp@49024000ti,omap3-mcbspI@I mpusidetoneYZcommontxrxsidetonemcbsp3mcbsp3_sidetonetxrxfckick disabledmcbsp@49026000ti,omap3-mcbspI`mpu 67 commontxrxmcbsp4txrxfck disabledmcbsp@48096000ti,omap3-mcbspH `mpu QR commontxrxmcbsp5txrxfck disabledsham@480c3000ti,omap3-shamshamH 0d1Erxsmartreflex@480cb000ti,omap3-smartreflex-coresmartreflex_coreH smartreflex@480c9000ti,omap3-smartreflex-ivasmartreflex_mpu_ivaH timer@48318000ti,omap3430-timerH1%timer1timer@49032000ti,omap3430-timerI &timer2timer@49034000ti,omap3430-timerI@'timer3timer@49036000ti,omap3430-timerI`(timer4timer@49038000ti,omap3430-timerI)timer5timer@4903a000ti,omap3430-timerI*timer6timer@4903c000ti,omap3430-timerI+timer7timer@4903e000ti,omap3430-timerI,timer8timer@49040000ti,omap3430-timerI-timer9timer@48086000ti,omap3430-timerH`.timer10timer@48088000ti,omap3430-timerH/timer11timer@48304000ti,omap3430-timerH0@_timer12 usbhstll@48062000 ti,usbhs-tllH N usb_tll_hsusbhshost@48064000ti,usbhs-hostH@ usb_host_hs+ ehci-phyohci@48064400ti,ohci-omap3HD Lehci@48064800 ti,ehci-omapHH M$gpmc@6e000000ti,omap3430-gpmcgpmcnrxtx)5+ ok0hnnand@0,0ti,omap2-nand  Gham1 W`+o$$$0"H3HD6Spartition@0 eX-Loaderpartition@80000eU-Bootpartition@1c0000 eU-Boot Env&partition@280000eKernel(@partition@780000 eFilesystemhusb_otg_hs@480ab000ti,omap3-musbH \]mcdma usb_otg_hskv~ $ usb2-phy2dss@48050000 ti,omap3-dssHok dss_corefck+Pdefault^dispc@48050400ti,omap3-dispcH dss_dispcfckencoder@4804fc00 ti,omap3-dsiHH@H protophypll disabled dss_dsi1 fcksys_clkencoder@48050800ti,omap3-rfbiH disabled dss_rfbifckickencoder@48050c00ti,omap3-vencH ok dss_vencfckportendpointh n portendpointhnssi-controller@48058000 ti,omap3-ssissiokHHsysgddGgdd_mpu+ r ssi_ssr_fckssi_sst_fckssi_ickssi-port@4805a000ti,omap3-ssi-portHHtxrx CDssi-port@4805b000ti,omap3-ssi-portHHtxrx EFpinmux@480025d8 ti,omap3-padconfpinctrl-singleH%$+3Pdefault^pinmux_hsusb2_2_pins0v   " hnisp@480bc000 ti,omap3-ispH H |lports+bandgap@48002524H%$ti,omap34xx-bandgapmemory@80000000vmemoryleds gpio-ledspmu_statebeagleboard::pmu_stat Zheartbeatebeagleboard::usr0 Z  heartbeatmmcebeagleboard::usr1 Z mmc0hsusb2_power_regregulator-fixed hsusb2_vbus2Z2Z  %phnhsusb2_phyusb-nop-xceiv 6Bhnsoundti,omap-twl4030 Momap3beagleVgpio_keys gpio-keysusereuser Z_jencoder0 ti,tfp410 x Pdefault^ports+port@0endpointhnport@1endpointh n connector0dvi-connectoredviportendpoint hnconnector1svideo-connectoretvportendpoint hnetb@540000000"arm,coresight-etb10arm,primecellTg apb_pclkportendpoint h n etm@54010000"arm,coresight-etm3xarm,primecellTg apb_pclkportendpoint h n  compatibleinterrupt-parent#address-cells#size-cellsmodeli2c0i2c1i2c2serial0serial1serial2display0display1device_typeregclocksclock-namesclock-latencyoperating-pointscpu0-supplyinterruptsti,hwmodsranges#pinctrl-cells#interrupt-cellsinterrupt-controllerpinctrl-single,register-widthpinctrl-single,function-maskpinctrl-namespinctrl-0linux,phandlepinctrl-single,pinssysconregulator-nameregulator-min-microvoltregulator-max-microvolt#clock-cellsti,bit-shiftdmasdma-namesclock-frequencyti,max-divti,index-starts-at-oneclock-multclock-divti,set-bit-to-disableti,clock-multti,clock-divti,set-rate-parentti,index-power-of-twoti,low-power-stopti,lockti,low-power-bypassti,dividers#dma-cellsdma-channelsdma-requeststi,gpio-always-ongpio-controller#gpio-cellsinterrupts-extendedbci3v1-supplyregulator-always-onti,use-ledsti,pullupsti,pulldownsusb1v5-supplyusb1v8-supplyusb3v1-supplyusb_mode#phy-cells#pwm-cellskeypad,num-rowskeypad,num-columns#io-channel-cells#mbox-cellsti,mbox-num-usersti,mbox-num-fifosti,mbox-txti,mbox-rxti,spi-num-csti,dual-voltpbias-supplyvmmc-supplyvmmc_aux-supplybus-widthstatus#iommu-cellsti,#tlb-entriesreg-namesinterrupt-namesti,buffer-sizeti,timer-alwonti,timer-dspti,timer-pwmti,timer-secureport2-modephysgpmc,num-csgpmc,num-waitpinsti,nand-ecc-optrb-gpiosnand-bus-widthgpmc,device-widthgpmc,cs-on-nsgpmc,cs-rd-off-nsgpmc,cs-wr-off-nsgpmc,adv-on-nsgpmc,adv-rd-off-nsgpmc,adv-wr-off-nsgpmc,oe-on-nsgpmc,oe-off-nsgpmc,we-on-nsgpmc,we-off-nsgpmc,rd-cycle-nsgpmc,wr-cycle-nsgpmc,access-nsgpmc,wr-access-nslabelmultipointnum-epsram-bitsinterface-typeusb-phyphy-namespowervdda-supplyremote-endpointti,channelsdata-linesiommusti,phy-type#thermal-sensor-cellslinux,default-triggergpiostartup-delay-usreset-gpiosvcc-supplyti,modelti,mcbsplinux,codewakeup-sourcepowerdown-gpiosdigitalddc-i2c-busslave-mode